From WikiChip
Difference between revisions of "amd/k6/amd-k6-200alr"
< amd‎ | k6

(Created page with "{{amd title|AMD-K6-200ALR}} {{mpu | name = AMD-K6-200ALR | no image = Yes | image = | image size = | caption =...")
 
(Undo revision 98097 by 188.214.104.146 (talk), vandalism/spam)
 
(8 intermediate revisions by 4 users not shown)
Line 1: Line 1:
 
{{amd title|AMD-K6-200ALR}}
 
{{amd title|AMD-K6-200ALR}}
{{mpu
+
{{chip
 
| name                = AMD-K6-200ALR
 
| name                = AMD-K6-200ALR
 
| no image            = Yes
 
| no image            = Yes
Line 43: Line 43:
 
| thread count        = 1
 
| thread count        = 1
 
| max cpus            = 1
 
| max cpus            = 1
| max memory          = 4 GB
+
| max memory          = 4 GiB
 
| max memory addr    =  
 
| max memory addr    =  
  
| electrical          = Yes
+
 
 
| power              = 20 W
 
| power              = 20 W
 
| v core              = 2.9 V
 
| v core              = 2.9 V
Line 73: Line 73:
 
}}
 
}}
 
'''AMD-K6-200ALR''' was a {{arch|32}} [[x86]] microprocessor designed by [[AMD]] and introduced in early [[1997]]. This chip, which was based on AMD's new {{amd|microarchitectures/k6|K6 microarchitecture}}, operated at 200 MHz and dissipated a maximum of 20 W.
 
'''AMD-K6-200ALR''' was a {{arch|32}} [[x86]] microprocessor designed by [[AMD]] and introduced in early [[1997]]. This chip, which was based on AMD's new {{amd|microarchitectures/k6|K6 microarchitecture}}, operated at 200 MHz and dissipated a maximum of 20 W.
 +
 +
== Cache ==
 +
{{main|amd/microarchitectures/k6#Memory_Hierarchy|l1=K6 § Cache}}
 +
[[L2$]] can be 256 KiB to 1 MiB, depending on manufacturer and [[motherboard]] model. L2$ is off-chip.
 +
{{cache info
 +
|l1i cache=32 KiB
 +
|l1i break=1x32 KiB
 +
|l1i desc=2-way set associative
 +
|l1i extra=
 +
|l1d cache=32 KiB
 +
|l1d break=1x32 KiB
 +
|l1d desc=2-way set associative
 +
|l1d extra=
 +
|l2 cache=
 +
|l2 break=
 +
|l2 desc=
 +
|l2 extra=
 +
|l3 cache=
 +
|l3 break=
 +
|l3 desc=
 +
|l3 extra=
 +
}}
 +
 +
== Graphics ==
 +
This SoC has no integrated graphics processing unit.
 +
 +
== Features ==
 +
{{x86 features
 +
| mmx = true
 +
}}
 +
* Auto-power down state
 +
* Stop clock state
 +
 +
== Documents ==
 +
=== DataSheet ===
 +
* [[:File:AMD-K6 Processor DataSheet (June, 1997).pdf|AMD-K6 MMX Enhanced Processor Multimedia Technology]]; Publication #20695 Revision E/0; June 1997

Latest revision as of 00:23, 9 November 2020

Edit Values
AMD-K6-200ALR
General Info
DesignerAMD
ManufacturerAMD
Model NumberAMD-K6-200ALR
Part NumberAMD-K6-200ALR
MarketDesktop
IntroductionMay, 1997 (announced)
May, 1997 (launched)
ShopAmazon
General Specs
FamilyK6
SeriesDesktop K6
LockedNo
Frequency199.99 MHz
Bus typeFSB
Bus speed66.66 MHz
Bus rate66.66 MT/s
Clock multiplier3
CPUID560
Microarchitecture
MicroarchitectureK6
Core Name6k86
Core Family5
Core Model6
Process350 nm
Transistors8,800,000
TechnologyCMOS
Die162 mm²
Word Size32 bit
Cores1
Threads1
Max Memory4 GiB
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
Power dissipation20 W
Vcore2.9 V ± 5%
VI/O3.3 V ± 5%
Tcase0 °C – 70 °C
Tstorage-65 °C – 150 °C

AMD-K6-200ALR was a 32-bit x86 microprocessor designed by AMD and introduced in early 1997. This chip, which was based on AMD's new K6 microarchitecture, operated at 200 MHz and dissipated a maximum of 20 W.

Cache[edit]

Main article: K6 § Cache

L2$ can be 256 KiB to 1 MiB, depending on manufacturer and motherboard model. L2$ is off-chip.

Cache Info [Edit Values]
L1I$ 32 KiB
32,768 B
0.0313 MiB
1x32 KiB 2-way set associative
L1D$ 32 KiB
32,768 B
0.0313 MiB
1x32 KiB 2-way set associative

Graphics[edit]

This SoC has no integrated graphics processing unit.

Features[edit]

[Edit/Modify Supported Features]

Cog-icon-grey.svg
Supported x86 Extensions & Processor Features
MMXMMX Extension
  • Auto-power down state
  • Stop clock state

Documents[edit]

DataSheet[edit]

Facts about "AMD-K6-200ALR - AMD"
l1d$ description2-way set associative +
l1i$ description2-way set associative +