From WikiChip
Difference between revisions of "intel/microarchitectures/tiger lake"
(corrected number of pluses) |
(1.25 MB / 512 KB = 2.5, not 2.25) |
||
(4 intermediate revisions by 4 users not shown) | |||
Line 5: | Line 5: | ||
|designer=Intel | |designer=Intel | ||
|manufacturer=Intel | |manufacturer=Intel | ||
− | |introduction=2020 | + | |introduction=September 2, 2020 |
|process=10 nm | |process=10 nm | ||
|isa=x86-64 | |isa=x86-64 | ||
+ | |core name=Tiger Lake U | ||
+ | |core name 2=Tiger Lake H | ||
|predecessor=Ice Lake (client) | |predecessor=Ice Lake (client) | ||
|predecessor link=intel/microarchitectures/ice lake (client) | |predecessor link=intel/microarchitectures/ice lake (client) | ||
Line 33: | Line 35: | ||
** {{\\|Sunny Cove}} '''➡''' {{\\|Willow Cove}} | ** {{\\|Sunny Cove}} '''➡''' {{\\|Willow Cove}} | ||
** Up to 50% larger Level 3 cache - 3MB per core from 2MB per core | ** Up to 50% larger Level 3 cache - 3MB per core from 2MB per core | ||
+ | ** 2,5x larger Level 2 cache - 1,25MB per core from 512KB per core | ||
* GPU | * GPU | ||
** {{intel|Gen11|l=arch}} '''➡''' {{intel|Gen12|l=arch}} (Xe) | ** {{intel|Gen11|l=arch}} '''➡''' {{intel|Gen12|l=arch}} (Xe) | ||
Line 40: | Line 43: | ||
* I/O | * I/O | ||
** PCIe 4.0 (from 3.0) | ** PCIe 4.0 (from 3.0) | ||
+ | * Hardware Telemetry | ||
+ | ** Intel Platform Monitoring Technology provides access to hardware performance, sampling and tracing data. |
Revision as of 21:17, 26 September 2020
Edit Values | |
Tiger Lake µarch | |
General Info | |
Arch Type | CPU |
Designer | Intel |
Manufacturer | Intel |
Introduction | September 2, 2020 |
Process | 10 nm |
Instructions | |
ISA | x86-64 |
Cores | |
Core Names | Tiger Lake U, Tiger Lake H |
Succession | |
Contemporary | |
Sapphire Rapids |
Tiger Lake (TGL) is Intel's successor to Ice Lake, a 10nm microarchitecture for mainstream workstations, desktops, and mobile devices.
Process Technology
- Main article: Cannon Lake § Process Technology
Tiger Lake will be manufactured on Intel's third generation enhanced 10nm++ process.
History
Tiger Lake was first announced at Intel's 2019 Investor Meeting in May. Tiger Lake was said to succeed Ice Lake in 2020.
Architecture
Not much is known about Tiger Lake's architecture.
Key changes from Ice Lake
- Core
- Sunny Cove ➡ Willow Cove
- Up to 50% larger Level 3 cache - 3MB per core from 2MB per core
- 2,5x larger Level 2 cache - 1,25MB per core from 512KB per core
- GPU
- Display
- HDMI 2.1 (from HDMI 2.0b)
- I/O
- PCIe 4.0 (from 3.0)
- Hardware Telemetry
- Intel Platform Monitoring Technology provides access to hardware performance, sampling and tracing data.
Facts about "Tiger Lake - Microarchitectures - Intel"
codename | Tiger Lake + |
designer | Intel + |
first launched | September 2, 2020 + |
full page name | intel/microarchitectures/tiger lake + |
instance of | microarchitecture + |
instruction set architecture | x86-64 + |
manufacturer | Intel + |
microarchitecture type | CPU + |
name | Tiger Lake + |
process | 10 nm (0.01 μm, 1.0e-5 mm) + |