From WikiChip
Difference between revisions of "intel/cores/amber lake y"
< intel

(Created page with "{{intel title|Amber Lake Y|core}} {{core |name=Amber Lake Y |developer=Intel |manufacturer=Intel |first announced=June 4, 2018 |first launched=June 4, 2018 |isa=x86-64 |microa...")
 
(Undo revision 97619 by 147.30.119.251 (talk))
 
(16 intermediate revisions by 4 users not shown)
Line 2: Line 2:
 
{{core
 
{{core
 
|name=Amber Lake Y
 
|name=Amber Lake Y
 +
|no image=Yes
 +
|image=kaby lake y (front).png
 +
|back image=kaby lake y (back).png
 
|developer=Intel
 
|developer=Intel
 
|manufacturer=Intel
 
|manufacturer=Intel
 
|first announced=June 4, 2018
 
|first announced=June 4, 2018
−
|first launched=June 4, 2018
+
|first launched=August 28, 2018
 
|isa=x86-64
 
|isa=x86-64
 +
|isa family=x86
 
|microarch=Amber Lake
 
|microarch=Amber Lake
 
|word=64 bit
 
|word=64 bit
 
|proc=14 nm
 
|proc=14 nm
 
|tech=CMOS
 
|tech=CMOS
 +
|clock min=1,100 MHz
 +
|clock max=1,500 MHz
 
|predecessor=Kaby Lake Y
 
|predecessor=Kaby Lake Y
 
|predecessor link=intel/cores/kaby lake y
 
|predecessor link=intel/cores/kaby lake y
 +
|successor=Ice Lake Y
 +
|successor link=intel/cores/ice lake y
 
}}
 
}}
−
'''Amber Lake Y''' ('''AML-Y''') is the name of the core for [[Intel]]'s extremely-low power line of processors based on the {{intel|Amber Lake|l=arch}} microarchitecture serving as a successor to the {{intel|Kaby Lake Y|l=core}} core. These chips are primarily targeted towards extremly-low power devices such as 2-in-1s detachable, tablets, and computer sticks. Amber Lake Y processors are fabricated on Intel's enhanced [[14 nm lithography process|14nm+ process]].
+
'''Amber Lake Y''' ('''AML-Y''') is the name of the core for [[Intel]]'s extremely-low power line of processors based on the {{intel|Amber Lake|l=arch}} microarchitecture serving as a successor to {{intel|Kaby Lake Y|l=core}} core. These chips are primarily targeted towards 2-in-1s detachable, tablets, and computer sticks. Amber Lake Y processors are fabricated on Intel's enhanced [[14 nm lithography process|14nm++ process]] and come at slightly higher clock frequencies.
  
 +
== Overview ==
 +
Amber Lake Y based processors are a single-chip solution - the [[chipset]] is packaged in the same physical casing as the CPU in a [[multi-chip package]] (MCP). Communication between the separate dies are done via a lightweight On-Package Interconnect (OPI) interface, allowing for 4 GT/s transfer rate. AML-Y chips use {{intel|BGA-1515|Socket BGA-1515}}.
  
−
{{future information}}
+
=== Common Features ===
 +
All Amber Lake Y processors have the following:
 +
 
 +
* Dual-channel Memory
 +
** Up to DDR3L-1600, LPDDR3-1866
 +
** Up to 16 GiB
 +
* 10-12x PCIe
 +
* [[dual-core]] with 4 threads
 +
* Everything up to SSE4.2 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES) (not all Y models support {{x86|AVX}}/{{x86|AVX2}})
 +
* Support [[RAID]], [[AHCI]], {{intel|Smart Response}}, [[High Definition Audio]], 6x [[USB 3.0]] ports, 6x [[USB 2.0]] ports, 4x [[SATA III]], 6x [[I2C]], 3x [[UART]], 1x [[SDXC]]
 +
* Graphics
 +
** {{intel|HD Graphics 615}} ({{intel|Gen9.5|l=arch}} GT2)
 +
** 3 independent displays supported
 +
** Base frequency of 350 MHz
 +
** Burst frequency of 900-1,050 MHz
 +
 
 +
{{clear}}
 +
 
 +
== Amber Lake Y Processors ==
 +
<!-- NOTE:
 +
          This table is generated automatically from the data in the actual articles.
 +
          If a microprocessor is missing from the list, an appropriate article for it needs to be
 +
          created and tagged accordingly.
 +
 
 +
          Missing a chip? please dump its name here: http://en.wikichip.org/wiki/WikiChip:wanted_chips
 +
-->
 +
{{comp table start}}
 +
<table class="comptable sortable tc15 tc16 tc17 tc18 tc19">
 +
<tr class="comptable-header"><th>&nbsp;</th><th colspan="18">List of Amber Lake Y Processors</th></tr>
 +
<tr class="comptable-header"><th>&nbsp;</th><th colspan="9">Main processor</th><th colspan="4">IGP</th></tr>
 +
{{comp table header 1|cols=Launched, Price, Family, %Cores, %Threads, %L3$, TDP, %Frequency, %Turbo, Name, %Frequency, %Turbo}}
 +
{{#ask: [[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[core name::Amber Lake Y]]
 +
|?full page name
 +
|?model number
 +
|?first launched
 +
|?release price
 +
|?microprocessor family
 +
|?core count
 +
|?thread count
 +
|?l3$ size
 +
|?tdp
 +
|?base frequency#GHz
 +
|?turbo frequency (1 core)#GHz
 +
|?integrated gpu
 +
|?integrated gpu base frequency
 +
|?integrated gpu max frequency
 +
|?has intel vpro technology
 +
|format=template
 +
|template=proc table 3
 +
|searchlabel=
 +
|sort=microprocessor family, model number
 +
|order=asc,asc
 +
|userparam=14
 +
|mainlabel=-
 +
|limit=100
 +
}}
 +
{{comp table count|ask=[[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[core name::Amber Lake Y]]}}
 +
</table>
 +
{{comp table end}}
 +
 
 +
== See also ==
 +
[[File:kaby lake y (side).png|thumb|right|Side view of the AML-Y showing its thin profile.]]
 +
{{intel coffee lake core see also}}

Latest revision as of 08:43, 27 July 2020

Edit Values
Amber Lake Y
kaby lake y (front).png
General Info
DesignerIntel
ManufacturerIntel
IntroductionJune 4, 2018 (announced)
August 28, 2018 (launched)
Microarchitecture
ISAx86-64 (x86)
MicroarchitectureAmber Lake
Word Size
8 octets
16 nibbles
64 bit
Process14 nm
0.014 μm
1.4e-5 mm
TechnologyCMOS
Clock1,100 MHz - 1,500 MHz
Packaging
kaby lake y (back).png
Succession

Amber Lake Y (AML-Y) is the name of the core for Intel's extremely-low power line of processors based on the Amber Lake microarchitecture serving as a successor to Kaby Lake Y core. These chips are primarily targeted towards 2-in-1s detachable, tablets, and computer sticks. Amber Lake Y processors are fabricated on Intel's enhanced 14nm++ process and come at slightly higher clock frequencies.

Overview[edit]

Amber Lake Y based processors are a single-chip solution - the chipset is packaged in the same physical casing as the CPU in a multi-chip package (MCP). Communication between the separate dies are done via a lightweight On-Package Interconnect (OPI) interface, allowing for 4 GT/s transfer rate. AML-Y chips use Socket BGA-1515.

Common Features[edit]

All Amber Lake Y processors have the following:

Amber Lake Y Processors[edit]

 List of Amber Lake Y Processors
 Main processorIGP
ModelLaunchedPriceFamilyCoresThreadsL3$TDPFrequencyTurboNameFrequencyTurbo
M3-8100Y28 August 2018$ 281.00
€ 252.90
£ 227.61
¥ 29,035.73
Core M3244 MiB
4,096 KiB
4,194,304 B
0.00391 GiB
5 W
5,000 mW
0.00671 hp
0.005 kW
1.1 GHz
1,100 MHz
1,100,000 kHz
3.4 GHz
3,400 MHz
3,400,000 kHz
UHD Graphics 615300 MHz
0.3 GHz
300,000 KHz
900 MHz
0.9 GHz
900,000 KHz
i5-8200Y28 August 2018$ 291.00
€ 261.90
£ 235.71
¥ 30,069.03
Core i5244 MiB
4,096 KiB
4,194,304 B
0.00391 GiB
5 W
5,000 mW
0.00671 hp
0.005 kW
1.3 GHz
1,300 MHz
1,300,000 kHz
3.9 GHz
3,900 MHz
3,900,000 kHz
UHD Graphics 615300 MHz
0.3 GHz
300,000 KHz
960 MHz
0.96 GHz
960,000 KHz
i5-8210Y30 October 2018$ 281.00
€ 252.90
£ 227.61
¥ 29,035.73
Core i5244 MiB
4,096 KiB
4,194,304 B
0.00391 GiB
7 W
7,000 mW
0.00939 hp
0.007 kW
1.6 GHz
1,600 MHz
1,600,000 kHz
3.6 GHz
3,600 MHz
3,600,000 kHz
UHD Graphics 617300 MHz
0.3 GHz
300,000 KHz
1,050 MHz
1.05 GHz
1,050,000 KHz
i5-8310Y4 April 2019Core i5244 MiB
4,096 KiB
4,194,304 B
0.00391 GiB
7 W
7,000 mW
0.00939 hp
0.007 kW
1.6 GHz
1,600 MHz
1,600,000 kHz
3.9 GHz
3,900 MHz
3,900,000 kHz
UHD Graphics 617300 MHz
0.3 GHz
300,000 KHz
1,050 MHz
1.05 GHz
1,050,000 KHz
i7-8500Y28 August 2018$ 393.00
€ 353.70
£ 318.33
¥ 40,608.69
Core i7244 MiB
4,096 KiB
4,194,304 B
0.00391 GiB
5 W
5,000 mW
0.00671 hp
0.005 kW
1.5 GHz
1,500 MHz
1,500,000 kHz
4.2 GHz
4,200 MHz
4,200,000 kHz
UHD Graphics 615300 MHz
0.3 GHz
300,000 KHz
1,050 MHz
1.05 GHz
1,050,000 KHz
i7-8510Y4 April 2019Core i7244 MiB
4,096 KiB
4,194,304 B
0.00391 GiB
7 W
7,000 mW
0.00939 hp
0.007 kW
1.8 GHz
1,800 MHz
1,800,000 kHz
4.3 GHz
4,300 MHz
4,300,000 kHz
UHD Graphics 617300 MHz
0.3 GHz
300,000 KHz
1,050 MHz
1.05 GHz
1,050,000 KHz
Count: 6

See also[edit]

Side view of the AML-Y showing its thin profile.

arrow up 1.svgPower/Performance

Retrieved from "https://en.wikichip.org/w/index.php?title=intel/cores/amber_lake_y&oldid=97673"
Facts about "Amber Lake Y - Cores - Intel"
RDF feed
back imageFile:kaby lake y (back).png +
designerIntel +
first announcedJune 4, 2018 +
first launchedAugust 28, 2018 +
instance ofcore +
isax86-64 +
isa familyx86 +
main imageFile:kaby lake y (front).png +
manufacturerIntel +
microarchitectureAmber Lake +
nameAmber Lake Y +
process14 nm (0.014 μm, 1.4e-5 mm) +
technologyCMOS +
word size64 bit (8 octets, 16 nibbles) +