Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "habana/microarchitectures/goya"
(→Process Technology) |
(→Block Diagram) |
||
| Line 19: | Line 19: | ||
==Architecture == | ==Architecture == | ||
=== Block Diagram === | === Block Diagram === | ||
| − | + | :[[File:habana goya block diagram.svg|400px]] | |
| + | |||
== Overview == | == Overview == | ||
{{empty section}} | {{empty section}} | ||
Revision as of 02:22, 15 December 2019
| Edit Values | |
| Goya µarch | |
| General Info | |
| Arch Type | NPU |
| Designer | Habana |
| Manufacturer | TSMC |
| Introduction | 2018 |
| Process | 16 nm |
| PE Configs | 8 |
| Contemporary | |
| Gaudi | |
Goya is a 16-nanometer microarchitecture for inference neural processors designed by Habana Labs.
Process Technology
Goya-based processors are fabricated on TSMC 16-nanometer process.
Architecture
Block Diagram
Overview
 |
This section is empty; you can help add the missing info by editing this page. |
Scalability
| |
This section is empty; you can help add the missing info by editing this page. |
See also
Facts about "Goya - Microarchitectures - Habana"
| codename | Goya + |
| designer | Habana + |
| first launched | 2018 + |
| full page name | habana/microarchitectures/goya + |
| instance of | microarchitecture + |
| manufacturer | TSMC + |
| name | Goya + |
| process | 16 nm (0.016 μm, 1.6e-5 mm) + |
| processing element count | 8 + |