Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "habana/microarchitectures/goya"
| Line 23: | Line 23: | ||
== Scalability == | == Scalability == | ||
{{empty section}} | {{empty section}} | ||
| + | == See also == | ||
| + | * {{\\|Gaudi}} | ||
| + | * {{habana|HL}} series | ||
Revision as of 02:13, 15 December 2019
| Edit Values | |
| Goya µarch | |
| General Info | |
| Arch Type | NPU |
| Designer | Habana |
| Manufacturer | TSMC |
| Introduction | 2018 |
| Process | 16 nm |
| PE Configs | 8 |
| Contemporary | |
| Gaudi | |
Goya is a 16-nanometer microarchitecture for inference neural processors designed by Habana Labs.
Process Technology
 |
This section is empty; you can help add the missing info by editing this page. |
Architecture
Block Diagram
| |
This section is empty; you can help add the missing info by editing this page. |
Overview
| |
This section is empty; you can help add the missing info by editing this page. |
Scalability
| |
This section is empty; you can help add the missing info by editing this page. |
See also
Facts about "Goya - Microarchitectures - Habana"
| codename | Goya + |
| designer | Habana + |
| first launched | 2018 + |
| full page name | habana/microarchitectures/goya + |
| instance of | microarchitecture + |
| manufacturer | TSMC + |
| name | Goya + |
| process | 16 nm (0.016 μm, 1.6e-5 mm) + |
| processing element count | 8 + |