From WikiChip
Difference between revisions of "intel/xeon platinum/9221"
Line 1: | Line 1: | ||
{{intel title|Xeon Platinum 9221}} | {{intel title|Xeon Platinum 9221}} | ||
− | {{chip}} | + | {{chip |
+ | |name=Xeon Platinum 9221 | ||
+ | |image=cascade lake ap (front).png | ||
+ | |designer=Intel | ||
+ | |manufacturer=Intel | ||
+ | |model number=9221 | ||
+ | |market=Server | ||
+ | |market 2=HPC | ||
+ | |first announced=April 2, 2019 | ||
+ | |first launched=April 2, 2019 | ||
+ | |family=Xeon Platinum | ||
+ | |series=9200 | ||
+ | |locked=Yes | ||
+ | |frequency=2,100 MHz | ||
+ | |turbo frequency1=3,700 MHz | ||
+ | |bus type=DMI 3.0 | ||
+ | |bus links=4 | ||
+ | |bus rate=8 GT/s | ||
+ | |clock multiplier=21 | ||
+ | |isa=x86-64 | ||
+ | |isa family=x86 | ||
+ | |microarch=Cascade Lake | ||
+ | |platform=Walker Pass | ||
+ | |chipset=Lewisburg | ||
+ | |core name=Cascade Lake AP | ||
+ | |core family=6 | ||
+ | |process=14 nm | ||
+ | |technology=CMOS | ||
+ | |mcp=Yes | ||
+ | |die count=2 | ||
+ | |word size=64 bit | ||
+ | |core count=32 | ||
+ | |thread count=64 | ||
+ | |max cpus=2 | ||
+ | |max memory=2 TiB | ||
+ | |tdp=250 W | ||
+ | |package name 1=intel,fcbga_5903 | ||
+ | }} | ||
'''Xeon Platinum 9221''' is a [[56-core]] {{arch|64}} high-performance [[x86]] server microprocessor introduced by Intel in early [[2019]]. The 9221 is based on the {{intel|Cascade Lake|l=arch}} microarchitecture and is fabricated on Intel's [[14 nm process]]. It operates at 2.1 GHz with a TDP of 250 W and a {{intel|turbo boost}} of up to 3.7 GHz. This processor supports up to twelve channels of DDR4-2933 memory. | '''Xeon Platinum 9221''' is a [[56-core]] {{arch|64}} high-performance [[x86]] server microprocessor introduced by Intel in early [[2019]]. The 9221 is based on the {{intel|Cascade Lake|l=arch}} microarchitecture and is fabricated on Intel's [[14 nm process]]. It operates at 2.1 GHz with a TDP of 250 W and a {{intel|turbo boost}} of up to 3.7 GHz. This processor supports up to twelve channels of DDR4-2933 memory. |
Revision as of 14:32, 2 April 2019
Edit Values | |
Xeon Platinum 9221 | |
![]() | |
General Info | |
Designer | Intel |
Manufacturer | Intel |
Model Number | 9221 |
Market | Server, HPC |
Introduction | April 2, 2019 (announced) April 2, 2019 (launched) |
Shop | Amazon |
General Specs | |
Family | Xeon Platinum |
Series | 9200 |
Locked | Yes |
Frequency | 2,100 MHz |
Turbo Frequency | 3,700 MHz (1 core) |
Bus type | DMI 3.0 |
Bus rate | 4 × 8 GT/s |
Clock multiplier | 21 |
Microarchitecture | |
ISA | x86-64 (x86) |
Microarchitecture | Cascade Lake |
Platform | Walker Pass |
Chipset | Lewisburg |
Core Name | Cascade Lake AP |
Core Family | 6 |
Process | 14 nm |
Technology | CMOS |
MCP | Yes (2 dies) |
Word Size | 64 bit |
Cores | 32 |
Threads | 64 |
Max Memory | 2 TiB |
Multiprocessing | |
Max SMP | 2-Way (Multiprocessor) |
Electrical | |
TDP | 250 W |
Packaging | |
Package | FCBGA-5903 (BGA) |
Pitch | 0.99 mm |
Contacts | 5903 |
Xeon Platinum 9221 is a 56-core 64-bit high-performance x86 server microprocessor introduced by Intel in early 2019. The 9221 is based on the Cascade Lake microarchitecture and is fabricated on Intel's 14 nm process. It operates at 2.1 GHz with a TDP of 250 W and a turbo boost of up to 3.7 GHz. This processor supports up to twelve channels of DDR4-2933 memory.
Facts about "Xeon Platinum 9221 - Intel"
full page name | intel/xeon platinum/9221 + |
instance of | microprocessor + |
ldate | 1900 + |