Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "phytium/microarchitectures/mars ii"
(Mars II) |
|||
| Line 1: | Line 1: | ||
{{phytium title|Mars II|arch}} | {{phytium title|Mars II|arch}} | ||
| − | {{microarchitecture}} | + | {{microarchitecture |
| + | |atype=CPU | ||
| + | |name=Mars II | ||
| + | |designer=Phytium | ||
| + | |manufacturer=TSMC | ||
| + | |introduction=2019 | ||
| + | |process=16 nm | ||
| + | |cores=64 | ||
| + | |type=Superscalar | ||
| + | |type 2=Pipelined | ||
| + | |oooe=Yes | ||
| + | |speculative=Yes | ||
| + | |renaming=Yes | ||
| + | |isa=ARMv8 | ||
| + | |predecessor=Mars I | ||
| + | |predecessor link=phytium/microarchitectures/mars_i | ||
| + | }} | ||
'''Mars II''' is the successor to {{\\|Mars I}}, an [[ARM]] server SoC microarchitecture designed by [[Phytium Technology]] for the Chinese server market. | '''Mars II''' is the successor to {{\\|Mars I}}, an [[ARM]] server SoC microarchitecture designed by [[Phytium Technology]] for the Chinese server market. | ||
Revision as of 17:01, 18 February 2019
| Edit Values | |
| Mars II µarch | |
| General Info | |
| Arch Type | CPU |
| Designer | Phytium |
| Manufacturer | TSMC |
| Introduction | 2019 |
| Process | 16 nm |
| Core Configs | 64 |
| Pipeline | |
| Type | Superscalar, Pipelined |
| OoOE | Yes |
| Speculative | Yes |
| Reg Renaming | Yes |
| Instructions | |
| ISA | ARMv8 |
| Succession | |
Mars II is the successor to Mars I, an ARM server SoC microarchitecture designed by Phytium Technology for the Chinese server market.
Facts about "Mars II - Microarchitectures - Phytium"
| codename | Mars II + |
| core count | 64 + |
| designer | Phytium + |
| first launched | 2019 + |
| full page name | phytium/microarchitectures/mars ii + |
| instance of | microarchitecture + |
| instruction set architecture | ARMv8 + |
| manufacturer | TSMC + |
| microarchitecture type | CPU + |
| name | Mars II + |
| process | 16 nm (0.016 μm, 1.6e-5 mm) + |