From WikiChip
Difference between revisions of "arm holdings/microarchitectures/cortex-a5"
< arm holdings

(Key changes from {{\\|Cortex-A9}})
(Key changes from {{\\|Cortex-A9}})
Line 23: Line 23:
 
** Hardware [[Fused Multiply-Accumulate]]
 
** Hardware [[Fused Multiply-Accumulate]]
 
* [[VFPv4]] (from [[VFPv3]])
 
* [[VFPv4]] (from [[VFPv3]])
 +
* Memory subsystem
 +
** Level 1 [[instruction cache]] reduced to 2-way set associative (down from 4-way)
  
 
{{expand list}}
 
{{expand list}}

Revision as of 00:02, 31 December 2018

Edit Values
Cortex-A5 µarch
General Info
Arch TypeCPU
DesignerARM Holdings
ManufacturerTSMC
IntroductionOctober 22, 2009
Succession

Cortex-A5 (codename Sparrow) is the successor to the Cortex-A9, an ultra-low power ARM microarchitecture designed by ARM Holdings for the mobile market. This microarchitecture is designed as a synthesizable IP core and is sold to other semiconductor companies to be implemented in their own chips.

Architecture

Key changes from Cortex-A9

This list is incomplete; you can help by expanding it.

Block Diagram

New text document.svg This section is empty; you can help add the missing info by editing this page.

Memory Hierarchy

New text document.svg This section is empty; you can help add the missing info by editing this page.

Licensees

Arm named the following companies as licensees.

codenameCortex-A5 +
designerARM Holdings +
first launchedOctober 22, 2009 +
full page namearm holdings/microarchitectures/cortex-a5 +
instance ofmicroarchitecture +
manufacturerTSMC +
microarchitecture typeCPU +
nameCortex-A5 +