From WikiChip
Difference between revisions of "mediatek/helio/mt6799"
< mediatek‎ | helio

 
(12 intermediate revisions by 8 users not shown)
Line 1: Line 1:
{{mediatek title|Helio X30}}
+
{{mediatek title|Helio X30 (MT6799)}}
{{mpu
+
{{chip
| future              = Yes
+
|name=MediaTek Helio X30
| name               = MediaTek Helio X30
+
|no image=Yes
| no image           = yes
+
|designer=MediaTek
| image              =
+
|designer 2=ARM Holdings
| image size          =
+
|manufacturer=TSMC
| caption            =  
+
|model number=Helio X30
| designer           = MediaTek
+
|part number=MT6799
| designer 2         = ARM Holdings
+
|market=Mobile
| manufacturer       = TSMC
+
|market 2=Embedded
| model number       = Helio X30
+
|first announced=September 26, 2016
| part number         =
+
|first launched=February 27, 2017
| part number 2      =  
+
|family=Helio
| market             = Mobile
+
|series=Helio X
| market 2           = Embedded
+
|frequency=2,500 MHz
| first announced     = September 26, 2016
+
|frequency 2=2,200 MHz
| first launched     = 2017
+
|frequency 3=1,900 MHz
| last order          =
+
|bus type=AMBA 4 AXI
| last shipment      =
+
|isa=ARMv8
| release price      =
+
|isa family=ARM
 
+
|microarch=Cortex-A53
| family             = Helio
+
|microarch 2=Cortex-A73
| series             = Helio X
+
|microarch 3=Cortex-A35
| locked              =
+
|core name=Cortex-A35
| frequency           = 2,800 MHz
+
|core name 2=Cortex-A53
| frequency 2         = 2,200 MHz
+
|core name 3=Cortex-A73
| frequency 3         = 2,000 MHz
+
|process=10 nm
| bus type           = AMBA 4 AXI
+
|technology=CMOS
| bus speed          =  
+
|word size=64 bit
| bus rate            =
+
|core count=10
| bus links          =
+
|thread count=10
| clock multiplier    =
+
|max cpus=1
 
+
|max memory=8 GiB
| isa family         = ARM
 
| isa                = ARMv8
 
| microarch           = Cortex-A53
 
| microarch 2         = Cortex-A73
 
| platform            =  
 
| chipset            =  
 
| core name           = Cortex-A53
 
| core name 2        = Cortex-A73
 
| core family        =
 
| core model          =
 
| core stepping      =
 
| process             = 10 nm
 
| transistors        =
 
| technology         = CMOS
 
| die area            = <!-- XX mm² -->
 
| die width          =
 
| die length          =
 
| word size           = 64 bit
 
| core count         = 10
 
| thread count       = 10
 
| max cpus           = 1
 
| max memory         =
 
 
 
| electrical          =
 
| power              =
 
| v core              =
 
| v core tolerance    =
 
| v io                =
 
| v io 2              =
 
| v io 3              =
 
| sdp                =
 
| tdp                =
 
| tdp typical        =
 
| ctdp down          =
 
| ctdp down frequency =
 
| ctdp up            =
 
| ctdp up frequency  =
 
| temp min            =
 
| temp max            =
 
| tjunc min          =
 
| tjunc max          =
 
| tcase min          =
 
| tcase max          =
 
| tstorage min        = <!-- °C -->
 
| tstorage max        =
 
| tambient min        =
 
| tambient max        =
 
 
 
| packaging          =
 
| package 0          =
 
| package 0 type      =
 
| package 0 pins      =
 
| package 0 pitch    =
 
| package 0 width    =
 
| package 0 length    =
 
| package 0 height    =  
 
 
}}
 
}}
'''Helio X30''' is a {{arch|64}} [[deca-core]] [[ARM]] [[LTE]] system on a chip designed by [[MediaTek]] and set to be launched in early [[2017]]. This SoC incorporates 3 independent clusters of cores (called "Tri-Cluster" by MediaTek) operating at varying degrees of performance designed for certain workloads (operating at 2 GHz, 2.2 GHz, and 2.8 GHz) and supports dual-channel LPDDR3-1866. This SoC also incorporates a {{imgtec|PowerVR GT7400}} [[IGP]] operating at 870 MHz. The chip has a modem supporting [[LTE]] User Equipment (UE) category 10.
+
'''Helio X30''' ('''MT6799''') is a {{arch|64}} [[deca-core]] [[ARM]] [[LTE]] system on a chip designed by [[MediaTek]] and launched in early [[2017]]. This SoC incorporates 3 independent clusters of cores (called "Tri-Cluster" by MediaTek) operating at varying degrees of performance designed for certain workloads (operating at 1.9 GHz, 2.2 GHz, and 2.5 GHz) and supports up to 8 GiB of quad-channel LPDDR4X-3732 memory. This SoC also incorporates a {{imgtec|PowerVR GT7400 Plus}} [[IGP]] operating at 800 MHz. The chip has a modem supporting [[LTE]] User Equipment (UE) category 10.
  
 
{{unknown features}}
 
 
== Architecture ==
 
== Architecture ==
 
The Helio X30 is designed is composed of 3 individual clusters of CPU cores depending on the level of performance required by the active applications.
 
The Helio X30 is designed is composed of 3 individual clusters of CPU cores depending on the level of performance required by the active applications.
  
* Extreme Performance - 2x {{armh|Cortex-A73|l=arch}} @ 2.8 GHz
+
* Extreme Performance - 2x {{armh|Cortex-A73|l=arch}} @ 2.5 GHz
 
* Performance/Power Balance - 4x {{armh|Cortex-A53|l=arch}} @ 2.2 GHz
 
* Performance/Power Balance - 4x {{armh|Cortex-A53|l=arch}} @ 2.2 GHz
* Power Efficiency - 4x {{armh|Cortex-A53|l=arch}} @ 2 GHz
+
* Power Efficiency - 4x {{armh|Cortex-A35|l=arch}} @ 1.9 GHz
  
 
The three clusters are designed as a modified {{armh|big.LITTLE}} configuration.
 
The three clusters are designed as a modified {{armh|big.LITTLE}} configuration.
Line 109: Line 51:
 
== Memory controller ==
 
== Memory controller ==
 
{{memory controller
 
{{memory controller
|type=LPDDR3-1866
+
|type=LPDDR4X-3732
 
|ecc=No
 
|ecc=No
 
|max mem=8 GiB
 
|max mem=8 GiB
 
|controllers=1
 
|controllers=1
|channels=2
+
|channels=4
 +
|width=16 bit
 
|max bandwidth=27.81 GiB/s
 
|max bandwidth=27.81 GiB/s
|bandwidth schan=13.9 GiB/s
+
|bandwidth schan=6.95 GiB/s
|bandwidth dchan=27.81 GiB/s
+
|bandwidth dchan=13.9 GiB/s
 +
|bandwidth qchan=27.81 GiB/s
 
}}
 
}}
  
Line 136: Line 80:
 
| max displays        =  
 
| max displays        =  
 
| max memory          =  
 
| max memory          =  
| frequency          = 870 MHz
+
| frequency          = 800 MHz
  
 
| output dsi          = Yes
 
| output dsi          = Yes
  
| max res dsi        = 2560x1600
+
| max res dsi        = 3840x2160
  
 
| direct3d ver        = 11.2
 
| direct3d ver        = 11.2
Line 203: Line 147:
  
 
== Utilizing devices ==
 
== Utilizing devices ==
<!--
+
* [[used by::Meizu Pro 7]]
* [[used by::xxxxxxxxxxxxxxxxxxxxxx]]
+
* [[used by::Meizu Pro 7 Plus]]
-->
 
 
{{expand list}}
 
{{expand list}}
 +
 +
== Die ==
 +
* [[10 nm process]]
 +
 +
:[[File:x30 die shot.png|500px]]
 +
 +
== Bibliography ==
 +
* Mair, Hugh, et al. "3.4 A 10nm FinFET 2.8 GHz tri-gear deca-core CPU complex with optimized power-delivery network for mobile SoC performance." Solid-State Circuits Conference (ISSCC), 2017 IEEE International. IEEE, 2017.

Latest revision as of 15:22, 29 December 2018

Edit Values
MediaTek Helio X30
General Info
DesignerMediaTek,
ARM Holdings
ManufacturerTSMC
Model NumberHelio X30
Part NumberMT6799
MarketMobile, Embedded
IntroductionSeptember 26, 2016 (announced)
February 27, 2017 (launched)
General Specs
FamilyHelio
SeriesHelio X
Frequency2,500 MHz, 2,200 MHz, 1,900 MHz
Bus typeAMBA 4 AXI
Microarchitecture
ISAARMv8 (ARM)
MicroarchitectureCortex-A53, Cortex-A73, Cortex-A35
Core NameCortex-A35, Cortex-A53, Cortex-A73
Process10 nm
TechnologyCMOS
Word Size64 bit
Cores10
Threads10
Max Memory8 GiB
Multiprocessing
Max SMP1-Way (Uniprocessor)

Helio X30 (MT6799) is a 64-bit deca-core ARM LTE system on a chip designed by MediaTek and launched in early 2017. This SoC incorporates 3 independent clusters of cores (called "Tri-Cluster" by MediaTek) operating at varying degrees of performance designed for certain workloads (operating at 1.9 GHz, 2.2 GHz, and 2.5 GHz) and supports up to 8 GiB of quad-channel LPDDR4X-3732 memory. This SoC also incorporates a PowerVR GT7400 Plus IGP operating at 800 MHz. The chip has a modem supporting LTE User Equipment (UE) category 10.

Architecture[edit]

The Helio X30 is designed is composed of 3 individual clusters of CPU cores depending on the level of performance required by the active applications.

The three clusters are designed as a modified big.LITTLE configuration.

Cache[edit]

Main articles: Cortex-A53 § Cache and Cortex-A73 § Cache
New text document.svg This section is empty; you can help add the missing info by editing this page.

Memory controller[edit]

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeLPDDR4X-3732
Supports ECCNo
Max Mem8 GiB
Controllers1
Channels4
Width16 bit
Max Bandwidth27.81 GiB/s
28,477.44 MiB/s
29.861 GB/s
29,860.76 MB/s
0.0272 TiB/s
0.0299 TB/s
Bandwidth
Single 6.95 GiB/s
Double 13.9 GiB/s
Quad 27.81 GiB/s

Expansions[edit]

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
USB
Revision2.0, 3.0
Ports8
UART

GP I/OYes


Graphics[edit]

[Edit/Modify IGP Info]

screen icon.svg
Integrated Graphics Information
GPUPowerVR GT7400 Plus
DesignerImagination Technologies
Frequency800 MHz
0.8 GHz
800,000 KHz
OutputDSI

Max Resolution
DSI3840x2160

Standards
Direct3D11.2
OpenGL3.3
OpenCL2.0
OpenGL ES3.2
Vulkan1.0

Wireless[edit]

Antu network-wireless-connected-100.svgWireless Communications
Wi-Fi
WiFi
802.11acYes
Cellular
2G
CSD Yes
GSM Yes
GPRS Yes
EDGE Yes
3G
UMTS
TD-SCDMAYes
DC-HSDPAYes
HSUPAYes
CDMA2000
1XYes
1xEV-DOYes
4G
LTE Advanced
E-UTRANYes
UE Cat10

Image[edit]

  • Integrated image signal processor supports 28 MP
  • Supports image stabilization
  • Supports video stabilization
  • Supports noise reduction
  • Supports lens shading correction
  • Supports AE/AWB/AF
  • Supports edge enhancement
  • Supports face detection and visual tracking
  • Hardware JPEG encoder

Video[edit]

  • Video encoding 4K2K @ 30fps with H.265 and HDR
  • Video decoding 4K2K @ 30fps, h.264, h.265 / HEVC, MPEG-1/2/4, VC-1, VP-8, VP-9

Audio[edit]

  • Audio content sampling rates 8kHz to 192kHz
  • Audio content sampling format 8-bit/16-bit/24-bit Mono/Stereo
  • I2S, PCM
  • Encode: AMR-NB, AMR-WB, AAC, OGG, ADPCM
  • Decode: WAV, MP3, MP2, AAC, AMR-NB, AMR-WB, MIDI, Vorbis, APE, AAC-plus v1, AAC-plus v2, FLAC, WMA, ADPCM
  • 7.1 channel MHL output

Utilizing devices[edit]

  • Meizu Pro 7
  • Meizu Pro 7 Plus

This list is incomplete; you can help by expanding it.

Die[edit]

x30 die shot.png

Bibliography[edit]

  • Mair, Hugh, et al. "3.4 A 10nm FinFET 2.8 GHz tri-gear deca-core CPU complex with optimized power-delivery network for mobile SoC performance." Solid-State Circuits Conference (ISSCC), 2017 IEEE International. IEEE, 2017.