From WikiChip
Difference between revisions of "amd/k6-iii+/amd-k6-iiie+-400acr"
< amd‎ | k6-iii+

(Created page with "{{amd title|AMD-K6-IIIE+/400ACR}} {{mpu | name = AMD-K6-IIIE+/400ACR | no image = Yes | image = | image size = | caption...")
 
 
(8 intermediate revisions by 3 users not shown)
Line 1: Line 1:
 
{{amd title|AMD-K6-IIIE+/400ACR}}
 
{{amd title|AMD-K6-IIIE+/400ACR}}
−
{{mpu
+
{{chip
 
| name                = AMD-K6-IIIE+/400ACR
 
| name                = AMD-K6-IIIE+/400ACR
 
| no image            = Yes
 
| no image            = Yes
Line 10: Line 10:
 
| model number        = AMD-K6-IIIE+/400ACR
 
| model number        = AMD-K6-IIIE+/400ACR
 
| part number        = AMD-K6-IIIE+/400ACR
 
| part number        = AMD-K6-IIIE+/400ACR
−
| part number 1      =
 
 
| part number 2      =  
 
| part number 2      =  
 
| part number 3      =  
 
| part number 3      =  
 +
| part number 4      =
 
| market              = Embedded
 
| market              = Embedded
 
| first announced    = September 25, 2000
 
| first announced    = September 25, 2000
Line 49: Line 49:
 
| thread count        = 1
 
| thread count        = 1
 
| max cpus            = 1
 
| max cpus            = 1
−
| max memory          = 4 GB
+
| max memory          = 4 GiB
 +
 
  
−
| electrical          = Yes
 
 
| power              =  
 
| power              =  
 
| v core              = 2.0 V
 
| v core              = 2.0 V
Line 82: Line 82:
 
}}
 
}}
 
'''AMD-K6-IIIE+/400ACR''' is a {{arch|32}} [[x86]] embedded microprocessor designed by [[AMD]] and introduced in late [[2000]]. This MPU which was manufactured on a [[0.18 µm process]], based on {{amd|microarchitectures/k6-iii|K6-III microarchitecture}}, operated at 400 MHz with a bus of 100 MHz and a multiplier of 4. This chip had a TDP of 9.5 W.
 
'''AMD-K6-IIIE+/400ACR''' is a {{arch|32}} [[x86]] embedded microprocessor designed by [[AMD]] and introduced in late [[2000]]. This MPU which was manufactured on a [[0.18 µm process]], based on {{amd|microarchitectures/k6-iii|K6-III microarchitecture}}, operated at 400 MHz with a bus of 100 MHz and a multiplier of 4. This chip had a TDP of 9.5 W.
 +
 +
== Cache ==
 +
{{main|amd/microarchitectures/k6-iii#Memory_Hierarchy|l1=K6-III § Cache}}
 +
[[L3$]] can be 512 KiB to 2 MiB, depending on manufacturer and [[motherboard]] model. L3$ is off-chip.
 +
{{cache info
 +
|l1i cache=32 KiB
 +
|l1i break=1x32 KiB
 +
|l1i desc=2-way set associative
 +
|l1i extra=
 +
|l1d cache=32 KiB
 +
|l1d break=1x32 KiB
 +
|l1d desc=2-way set associative
 +
|l1d extra=
 +
|l2 cache=256 KiB
 +
|l2 break=1x256 KiB
 +
|l2 desc=4-way set associative
 +
|l2 extra=(shared)
 +
|l3 cache=
 +
|l3 break=
 +
|l3 desc=
 +
|l3 extra=
 +
}}
 +
 +
== Graphics ==
 +
This processors has no integrated graphics processing unit.
 +
 +
== Features ==
 +
{{x86 features
 +
|real=No
 +
|protected=No
 +
|smm=No
 +
|fpu=No
 +
|x8616=No
 +
|x8632=No
 +
|x8664=No
 +
|nx=No
 +
|mmx=Yes
 +
|emmx=No
 +
|sse=No
 +
|sse2=No
 +
|sse3=No
 +
|ssse3=No
 +
|sse41=No
 +
|sse42=No
 +
|sse4a=No
 +
|avx=No
 +
|avx2=No
 +
|avx512f=No
 +
|avx512cd=No
 +
|avx512er=No
 +
|avx512pf=No
 +
|avx512bw=No
 +
|avx512dq=No
 +
|avx512vl=No
 +
|avx512ifma=No
 +
|avx512vbmi=No
 +
|avx5124fmaps=No
 +
|avx5124vnniw=No
 +
|avx512vpopcntdq=No
 +
|abm=No
 +
|tbm=No
 +
|bmi1=No
 +
|bmi2=No
 +
|fma3=No
 +
|fma4=No
 +
|aes=No
 +
|rdrand=No
 +
|sha=No
 +
|xop=No
 +
|adx=No
 +
|clmul=No
 +
|f16c=No
 +
|tbt1=No
 +
|tbt2=No
 +
|tbmt3=No
 +
|bpt=No
 +
|eist=No
 +
|sst=No
 +
|flex=No
 +
|fastmem=No
 +
|ivmd=No
 +
|intelnodecontroller=No
 +
|intelnode=No
 +
|kpt=No
 +
|ptt=No
 +
|intelrunsure=No
 +
|mbe=No
 +
|isrt=No
 +
|sba=No
 +
|mwt=No
 +
|sipp=No
 +
|att=No
 +
|ipt=No
 +
|tsx=No
 +
|txt=No
 +
|ht=No
 +
|vpro=No
 +
|vtx=No
 +
|vtd=No
 +
|ept=No
 +
|mpx=No
 +
|sgx=No
 +
|securekey=No
 +
|osguard=No
 +
|intqat=No
 +
|3dnow=Yes
 +
|e3dnow=Yes
 +
|smartmp=No
 +
|powernow=No
 +
|amdvi=No
 +
|amdv=No
 +
|amdsme=No
 +
|amdtsme=No
 +
|amdsev=No
 +
|rvi=No
 +
|smt=No
 +
|sensemi=No
 +
|xfr=No
 +
|xfr2=No
 +
|mxfr=No
 +
|amdpb=No
 +
|amdpb2=No
 +
|amdpbod=No
 +
|pownow=Yes
 +
}}
 +
* Auto-power down state
 +
* Stop clock state
 +
* Halt state

Latest revision as of 02:30, 26 October 2018

Edit Values
AMD-K6-IIIE+/400ACR
General Info
DesignerAMD
ManufacturerAMD
Model NumberAMD-K6-IIIE+/400ACR
Part NumberAMD-K6-IIIE+/400ACR
MarketEmbedded
IntroductionSeptember 25, 2000 (announced)
September 25, 2000 (launched)
ShopAmazon
General Specs
FamilyK6-III+
SeriesK6-III+ Embedded
Frequency399.99 MHz
Bus typeFSB
Bus speed99.99 MHz
Bus rate99.99 MT/s
Clock multiplier4
CPUID5D0
Microarchitecture
MicroarchitectureK6-III
PlatformSuper 7
Core Family5
Core Model13
Core Stepping0, 1, 2, 3
Process0.18 µm
Transistors21,400,000
TechnologyCMOS
Word Size32 bit
Cores1
Threads1
Max Memory4 GiB
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
Vcore2.0 V ± 0.1 V
VI/O3.3675 V ± 7%
TDP9.5 W
Tcase0 °C – 70 °C
Tstorage-65 °C – 150 °C

AMD-K6-IIIE+/400ACR is a 32-bit x86 embedded microprocessor designed by AMD and introduced in late 2000. This MPU which was manufactured on a 0.18 µm process, based on K6-III microarchitecture, operated at 400 MHz with a bus of 100 MHz and a multiplier of 4. This chip had a TDP of 9.5 W.

Cache[edit]

Main article: K6-III § Cache

L3$ can be 512 KiB to 2 MiB, depending on manufacturer and motherboard model. L3$ is off-chip.

Cache Info [Edit Values]
L1I$ 32 KiB
32,768 B
0.0313 MiB
1x32 KiB 2-way set associative
L1D$ 32 KiB
32,768 B
0.0313 MiB
1x32 KiB 2-way set associative
L2$ 256 KiB
0.25 MiB
262,144 B
2.441406e-4 GiB
1x256 KiB 4-way set associative (shared)

Graphics[edit]

This processors has no integrated graphics processing unit.

Features[edit]

[Edit/Modify Supported Features]

Cog-icon-grey.svg
Supported x86 Extensions & Processor Features
MMXMMX Extension
3DNow!3DNow! Extension
E3DNow!Extended 3DNow! Extension
  • Auto-power down state
  • Stop clock state
  • Halt state
Retrieved from "https://en.wikichip.org/w/index.php?title=amd/k6-iii%2B/amd-k6-iiie%2B-400acr&oldid=83712"
Facts about "AMD-K6-IIIE+/400ACR - AMD"
RDF feed
base frequency399.99 MHz (0.4 GHz, 399,990 kHz) +
bus rate99.99 MT/s (0.1 GT/s, 99,990 kT/s) +
bus speed99.99 MHz (0.1 GHz, 99,990 kHz) +
bus typeFSB +
clock multiplier4 +
core count1 +
core family5 +
core model13 +
core stepping0 +, 1 +, 2 + and 3 +
core voltage2 V (20 dV, 200 cV, 2,000 mV) +
core voltage tolerance0.1 V +
cpuid5D0 +
designerAMD +
familyK6-III+ +
first announcedSeptember 25, 2000 +
first launchedSeptember 25, 2000 +
full page nameamd/k6-iii+/amd-k6-iiie+-400acr +
instance ofmicroprocessor +
io voltage3.368 V (33.675 dV, 336.75 cV, 3,367.5 mV) +
io voltage tolerance7% +
l1d$ description2-way set associative +
l1d$ size32 KiB (32,768 B, 0.0313 MiB) +
l1i$ description2-way set associative +
l1i$ size32 KiB (32,768 B, 0.0313 MiB) +
l2$ description4-way set associative +
l2$ size0.25 MiB (256 KiB, 262,144 B, 2.441406e-4 GiB) +
ldateSeptember 25, 2000 +
manufacturerAMD +
market segmentEmbedded +
max case temperature343.15 K (70 °C, 158 °F, 617.67 °R) +
max cpu count1 +
max memory4,096 MiB (4,194,304 KiB, 4,294,967,296 B, 4 GiB, 0.00391 TiB) +
max storage temperature423.15 K (150 °C, 302 °F, 761.67 °R) +
microarchitectureK6-III +
min case temperature273.15 K (0 °C, 32 °F, 491.67 °R) +
min storage temperature208.15 K (-65 °C, -85 °F, 374.67 °R) +
model numberAMD-K6-IIIE+/400ACR +
nameAMD-K6-IIIE+/400ACR +
part numberAMD-K6-IIIE+/400ACR +
platformSuper 7 +
process180 nm (0.18 μm, 1.8e-4 mm) +
seriesK6-III+ Embedded +
smp max ways1 +
tdp9.5 W (9,500 mW, 0.0127 hp, 0.0095 kW) +
technologyCMOS +
thread count1 +
transistor count21,400,000 +
word size32 bit (4 octets, 8 nibbles) +