|
|
| (63 intermediate revisions by 4 users not shown) |
| Line 1: |
Line 1: |
| − | <includeonly>{| style="border: solid 1px #ccffcc; width: 275px; float: right; margin: 0 10px 10px 10px; text-align: left; font-size: 12px;" | + | <includeonly>{{#Invoke: microarchitecture|uarch}}</includeonly><noinclude>{{documentation}} |
| − | | style="text-align: center; background: #ccffcc; font-size: 16px;" colspan="2" | '''{{{name|NAME-MISSING}}} µarch'''
| |
| − | {{#if:{{{manufacturer|}}}|{{!-}}|<div></div>}} | |
| − | {{#if:{{{manufacturer|}}}|{{!}} '''Manufacturer''' {{!}}{{!}} {{{manufacturer}}}|}}
| |
| − | {{#if:{{{introduction|}}}|{{!-}}|<div></div>}}
| |
| − | {{#if:{{{introduction|}}}|{{!}} '''Introduction''' {{!}}{{!}} {{{introduction}}}|}}
| |
| − | {{#if:{{{process|}}}|{{!-}}|<div></div>}}
| |
| − | {{#if:{{{process|}}}|{{!}} '''Process''' {{!}}{{!}} {{{process}}}|}}
| |
| − | {{#if:{{{pipeline|}}}|{{!-}}|<div></div>}}
| |
| − | {{#if:{{{pipeline|}}}|{{!}} style="text-align: center; background: #ccffcc; font-size: 12px;" colspan="2" {{!}} '''Pipeline'''|}}
| |
| − | {{#if:{{{stages|}}}|{{!-}}|<div></div>}}
| |
| − | {{#if:{{{stages|}}}|{{!}} '''Stages''' {{!}}{{!}} {{{stages}}}|}}
| |
| − | {{#if:{{{ipc|}}}|{{!-}}|<div></div>}}
| |
| − | {{#if:{{{ipc|}}}|{{!}} '''IPC''' {{!}}{{!}} {{{ipc}}}|}}
| |
| − | {{#if:{{{inst|}}}|{{!-}}|<div></div>}}
| |
| − | {{#if:{{{inst|}}}|{{!}} style="text-align: center; background: #ccffcc; font-size: 12px;" colspan="2" {{!}} '''Instructions'''|}}
| |
| − | {{#if:{{{feature|}}}|{{!-}}|<div></div>}}
| |
| − | {{#if:{{{feature|}}}|{{!}} '''Features''' {{!}}{{!}} {{{feature}}}|}}
| |
| − | {{#if:{{{extension|}}}|{{!-}}|<div></div>}}
| |
| − | {{#if:{{{extension|}}}|{{!}} '''Extensions''' {{!}}{{!}} {{{extension}}}{{#if:{{{extension 2|}}}|, {{{extension 2}}}}}{{#if:{{{extension 3|}}}|, {{{extension 3}}}}}{{#if:{{{extension 4|}}}|, {{{extension 4}}}}}{{#if:{{{extension 5|}}}|, {{{extension 5}}}}} |}}
| |
| − | {{#if:{{{cache|}}}|{{!-}}|<div></div>}}
| |
| − | {{#if:{{{cache|}}}|{{!}} style="text-align: center; background: #ccffcc; font-size: 12px;" colspan="2" {{!}} '''Cache'''|}}
| |
| − | {{#if:{{{l1i|}}}|{{!-}}|<div></div>}}
| |
| − | {{#if:{{{l1i|}}}|{{!}} '''L1i$''' {{!}}{{!}} {{{l1i}}}{{#if:{{{l1i per|}}}|/{{{l1i per}}}}} {{#if:{{{l1i desc|}}}|({{{l1i desc}}})}}|}}
| |
| − | {{#if:{{{l1d|}}}|{{!-}}|<div></div>}}
| |
| − | {{#if:{{{l1d|}}}|{{!}} '''L1d$''' {{!}}{{!}} {{{l1d}}}{{#if:{{{l1d per|}}}|/{{{l1d per}}}}} {{#if:{{{l1d desc|}}}|({{{l1d desc}}})}}|}}
| |
| − | {{#if:{{{l2|}}}|{{!-}}|<div></div>}}
| |
| − | {{#if:{{{l2|}}}|{{!}} '''L2$''' {{!}}{{!}} {{{l2}}}{{#if:{{{l2 per|}}}|/{{{l2 per}}}}} {{#if:{{{l2 desc|}}}|({{{l2 desc}}})}}|}}
| |
| − | {{#if:{{{succession|}}}|{{!-}}|<div></div>}}
| |
| − | {{#if:{{{succession|}}}|{{!}} style="text-align: center; background: #ccffcc; font-size: 12px;" colspan="2" {{!}} '''Succession'''|}}
| |
| − | {{#if:{{{predecessor|}}}{{{successor|}}}|{{!-}}|<div></div>}}
| |
| − | {{#if:{{{predecessor|}}}{{{successor|}}}|{{!}} {{#if:{{{predecessor|}}}|'''←'''}}} {{!}}{{!}} {{#if:{{{successor|}}}|style="text-align: right;" {{!}} '''→'''}}}|}}
| |
| − | {{#if:{{{predecessor|}}}{{{successor|}}}|{{!-}}|<div></div>}}
| |
| − | {{#if:{{{predecessor|}}}{{{successor|}}}|{{!}} {{#if:{{{predecessor|}}}|{{{predecessor}}}}}} {{!}}{{!}} {{#if:{{{successor|}}}|style="text-align: right;" {{!}} {{{successor}}}}}}|}}
| |
| − | |}[[Category:all microarchitectures]][[Category:microarchitectures by {{{manufacturer}}}]][[full page name::{{FULLPAGENAME}}| ]][[instance of::microarchitecture| ]]</includeonly><noinclude>{{documentation}}
| |
| | </noinclude> | | </noinclude> |
Latest revision as of 17:07, 21 September 2018
{{microarchitecture
| atype = "CPU" or "GPU" (meta-related)
| name =
| designer =
| manufacturer =
| introduction =
| phase-out =
| process =
| cores =
| cores 2 =
| cores N =
| type = <!-- e.g. "Superscalar" -->
| type 2 =
| type N =
| oooe = <!-- Yes or No only -->
| speculative = <!-- Yes or No only -->
| renaming = <!-- Yes or No only -->
| stages = <!-- ONLY IF FIXED SIZE, otherwise use below for range -->
| stages min =
| stages max =
| decode = 2-way
| isa =
| isa 2 =
| isa N =
| feature =
| extension =
| extension 2 =
| extension N =
| l1i =
| l1i per =
| l1i desc =
| l1d =
| l1d per =
| l1d desc =
| l2 =
| l2 per =
| l2 desc =
| l3 =
| l3 per =
| l3 desc =
| core name =
| core name 2 =
| core name N =
| predecessor =
| predecessor link =
| successor =
| successor link =
| successor 2 =
| successor 2 link =
| successor N =
| successor N link =
}}
