Semiconductor & Computer Engineering
(→History) |
(→Overview) |
||
| Line 13: | Line 13: | ||
<tr><th>Processors</th><td>5,184<br>2 x 72 x 36</td><td> </td><th>Type</th><td>[[DDR4]]</td><td>[[NVMe]]</td></tr> | <tr><th>Processors</th><td>5,184<br>2 x 72 x 36</td><td> </td><th>Type</th><td>[[DDR4]]</td><td>[[NVMe]]</td></tr> | ||
<tr><th>Racks</th><td>36</td><td> </td><th>Node</th><td>128 GiB</td><td>?</td></tr> | <tr><th>Racks</th><td>36</td><td> </td><th>Node</th><td>128 GiB</td><td>?</td></tr> | ||
| − | <tr><th>Peak FLOPS</th><td>2.322 petaFLOPS</td><td> </td><th>Astra</th><td>324 TiB</td><td>403 TB</td></tr> | + | <tr><th>Peak FLOPS</th><td>2.322 petaFLOPS (SP)<br>1.161 petaFLOPS (DP)</td><td> </td><th>Astra</th><td>324 TiB</td><td>403 TB</td></tr> |
</table> | </table> | ||
Revision as of 20:46, 23 August 2018
Astra is a petascale ARM supercomputer designed for Sandia National Laboratories expeced to be deployed in mid-2018. This is the first ARM-based supercomputer to exceed 1 petaFLOPS.
Contents
History
.png)
Astra is an ARM-based supercomputer expected to be deployed at Sandia National Laboratories. The computer is one of a series of prototypes commissioned by the U.S. Department of Energy as part of a program that evaluates the feasibility of emerging high-performance computing architectures as production platforms to support NNSA's mission. Specifically, Astra is designed to demonstrate the viability of ARM for DOE NNSA Supercomputing. Astra is the fourth prototype as part of the Vanguard project initiative and is by far the largest ARM-based supercomputer designed to that point.
Overview
Astra is the first ARM-based petascale supercomputer. The system consists of 5,184 Cavium ThunderX2 CN9975 processors with slightly over 1.2 MW power consumption for a peak performance of 2.322 petaFLOPS. Each ThunderX2 CN9975 has 28 cores operating at 2 GHz. Astra has close around 700 terabytes of memory and uses a 3-level fat tree interconnect.
| Components | Total Memory | ||||
| Processors | 5,184 2 x 72 x 36 | Type | DDR4 | NVMe | |
| Racks | 36 | Node | 128 GiB | ? | |
| Peak FLOPS | 2.322 petaFLOPS (SP) 1.161 petaFLOPS (DP) | Astra | 324 TiB | 403 TB | |
Architecture
 |
This section is empty; you can help add the missing info by editing this page. |
System
| |
This section is empty; you can help add the missing info by editing this page. |
Compute Rack
| |
This section is empty; you can help add the missing info by editing this page. |
Compute Node
| |
This section is empty; you can help add the missing info by editing this page. |
Socket
| |
This section is empty; you can help add the missing info by editing this page. |
Full-node
| |
This section is empty; you can help add the missing info by editing this page. |
Bibliography
- SNL (personal communication, August 2018).
- DOE. (June 18, 2018). "Arm-based supercomputer prototype to be deployed at Sandia National Laboratories" [Press Release]
- Kevin Pedretti, Jim H. Laros III, Si Hammond. (June 28, 2018). "Vanguard Astra: Maturing the ARM Software Ecosystem for U.S. DOE/ASC Supercomputing"
| designer | Cavium + |
| introductory date | 2018 + |
| main image |  + |
| name | Astra + |
| operator | Sandia National Laboratories + |
| peak flops (double-precision) | 2.322e+15 FLOPS (2,322,000,000,000 KFLOPS, 2,322,000,000 MFLOPS, 2,322,000 GFLOPS, 2,322 TFLOPS, 2.322 PFLOPS, 0.00232 EFLOPS, 2.322e-6 ZFLOPS) + |
| sponsor | United States Department of Energy (DOE) + |
