Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/cores/cannon lake u"
| (4 intermediate revisions by 2 users not shown) | |||
| Line 6: | Line 6: | ||
|manufacturer=Intel | |manufacturer=Intel | ||
|first announced=January 8, 2018 | |first announced=January 8, 2018 | ||
| − | |first launched= | + | |first launched=May 15, 2018 |
|isa=x86-64 | |isa=x86-64 | ||
|isa family=x86 | |isa family=x86 | ||
| Line 14: | Line 14: | ||
|tech=CMOS | |tech=CMOS | ||
|clock=2,200 MHz | |clock=2,200 MHz | ||
| + | |package name 1=intel,fcbga_1510 | ||
|predecessor=Kaby Lake R | |predecessor=Kaby Lake R | ||
|predecessor link=intel/cores/kaby lake r | |predecessor link=intel/cores/kaby lake r | ||
| Line 48: | Line 49: | ||
|?full page name | |?full page name | ||
|?model number | |?model number | ||
| + | |?release price | ||
|?first launched | |?first launched | ||
| − | |||
|?microprocessor family | |?microprocessor family | ||
|?core count | |?core count | ||
| Line 70: | Line 71: | ||
== See also == | == See also == | ||
| − | + | {{intel cannon lake core see also}} | |
Latest revision as of 14:15, 10 June 2018
| Edit Values | |
| Cannon Lake U | |
| General Info | |
| Designer | Intel |
| Manufacturer | Intel |
| Introduction | January 8, 2018 (announced) May 15, 2018 (launched) |
| Microarchitecture | |
| ISA | x86-64 (x86) |
| Microarchitecture | Cannon Lake |
| Word Size | 8 octets 64 bit16 nibbles |
| Process | 10 nm 0.01 μm 1.0e-5 mm |
| Technology | CMOS |
| Clock | 2,200 MHz |
| Packaging | |
| Package | FCBGA-1510 (BGA) |
| Contacts | 1510 |
| Succession | |
| Contemporary | |
| Coffee Lake U | |
Cannon Lake U (CNL-U) is the code name for Intel's line of low-power mobile processors based on the Cannon Lake microarchitecture, succeeding Kaby Lake R. Those processors were released concurrently with Coffee Lake U but are instead the first chips to be fabricated on Intel's 10 nm process. Cannon Lake U parts are primarily targeted towards light mobile and embedded devices.
Overview[edit]
 |
This section is empty; you can help add the missing info by editing this page. |
Common Features[edit]
| |
This section is empty; you can help add the missing info by editing this page. |
Cannon Lake U Processors[edit]
 |
Preliminary Data! Information presented in this article deal with future products, data, features, and specifications that have yet to be finalized, announced, or released. Information may be incomplete and can change by final release. |
| List of Cannon Lake U Processors | ||||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| Main processor | Integrated Graphics | |||||||||||
| Model | Price | Launched | Family | Cores | Threads | L3$ | TDP | Frequency | Turbo | Name | Frequency | Turbo |
| i3-8121U | 15 May 2018 | Core i3 | 2 | 4 | 4 MiB 4,096 KiB 4,194,304 B 0.00391 GiB | 15 W 15,000 mW 0.0201 hp 0.015 kW | 2.2 GHz 2,200 MHz 2,200,000 kHz | 3.2 GHz 3,200 MHz 3,200,000 kHz | ||||
| Count: 1 | ||||||||||||
See also[edit]
|
|
Facts about "Cannon Lake U - Cores - Intel"
| designer | Intel + |
| first announced | January 8, 2018 + |
| first launched | May 15, 2018 + |
| instance of | core + |
| isa | x86-64 + |
| isa family | x86 + |
| manufacturer | Intel + |
| microarchitecture | Cannon Lake + |
| name | Cannon Lake U + |
| package | FCBGA-1510 + |
| process | 10 nm (0.01 μm, 1.0e-5 mm) + |
| technology | CMOS + |
| word size | 64 bit (8 octets, 16 nibbles) + |