From WikiChip
Difference between revisions of "verilog/example modules"
< verilog

(Created page with "{{verilog title|Example Modules}}{{verilog guide}} Below is a list of example {{\\|modules}}. == Examples == {| class="wikitable" |- ! Module !! Description |- | {{\|Adder}}...")
 
m
Line 8: Line 8:
 
|-
 
|-
 
| {{\|Adder}} ||
 
| {{\|Adder}} ||
 +
|-
 +
| {{\|Multiplexer(Mux)}} ||
 
|-
 
|-
 
| {{\|ALU}} ||
 
| {{\|ALU}} ||

Revision as of 05:23, 21 April 2018

Basics
Language
Gate Level Modeling
Behavioral Modeling
Testing
Modules
v · d · e

Below is a list of example modules.

Examples

Module Description
Adder
Multiplexer(Mux)
ALU
Counters
8-bit counter
LFSR counter
Memory
Single-port RAM
Dual-port RAM
Retrieved from "https://en.wikichip.org/w/index.php?title=verilog/example_modules&oldid=77442"