From WikiChip
Difference between revisions of "samsung/exynos/3110"
< samsung‎ | exynos

(Created page with "{{samsung title|Exynos 3110}} {{mpu | name = Exynos 3110 | no image = Yes | image = | image size = | caption =...")
 
 
(9 intermediate revisions by 3 users not shown)
Line 1: Line 1:
 
{{samsung title|Exynos 3110}}
 
{{samsung title|Exynos 3110}}
−
{{mpu
+
{{chip
−
| name               = Exynos 3110
+
|name=Exynos 3110
−
| no image           = Yes
+
|no image=Yes
−
| image              =  
+
|designer=Samsung
−
| image size         =  
+
|designer 2=ARM Holdings
−
| caption            =  
+
|manufacturer=Samsung
−
| designer            = ARM Holdings
+
|model number=3110
−
| designer 2          = Samsung
+
|market=Mobile
−
| manufacturer        = Samsung
+
|first announced=March 23, 2010
−
| model number        = 3110
+
|first launched=March 23, 2010
−
| part number        =  
+
|family=Exynos
−
| part number 1      =  
+
|series=Exynos 3
−
| part number 2       =  
+
|frequency=1,000 MHz
−
| part number 3       =  
+
|bus type=AXI
−
| market              = Mobile
+
|isa=ARMv7
−
| first announced     = March 23, 2010
+
|isa family=ARM
−
| first launched      = March 23, 2010
+
|microarch=Cortex-A8
−
| last order         =  
+
|core name=Cortex-A8
−
| last shipment       =  
+
|process=45 nm
−
| release price      =  
+
|technology=CMOS
 +
|word size=32 bit
 +
|core count=1
 +
|thread count=1
 +
|max cpus=1
 +
|max memory=512 MiB
 +
|packaging=Yes
 +
|package 0=FBGA
 +
|package 0 type=FBGA
 +
|package 0 pitch=0.65 mm
 +
|package 0 width=17 mm
 +
|package 0 length=17 mm
 +
}}
 +
'''Exynos 3110''' (formerly '''[[former name::S5PC110]]''') is a [[single-core]] {{arch|32}} performance [[ARM]] system on a chip introduced by [[Samsung]] in [[2010]]. The Exynos 3110 was the first model from the {{samsung|Exynos}} family which found its way into many of Samsung's and Google's devices including the Galaxy S line, Galaxy Tab, and the Nexus S. The Exynos 3110 incorporates a {{armh|Cortex-A8|l=arch}} core operating at 1 GHz along with a {{imgtec|PowerVR SGX540}} [[IGP]] operating at 200 MHz. This SoC supports up to LPDDR2-400 dual-channel memory.
 +
 
 +
== Cache ==
 +
{{main|arm holdings/microarchitectures/cortex-a8#Memory_Hierarchy|l1=Cortex-A8 § Cache}}
 +
{{cache size
 +
|l1 cache=64 KiB
 +
|l1i cache=32 KiB
 +
|l1i break=1x32 KiB
 +
|l1i desc=
 +
|l1i policy=
 +
|l1d cache=32 KiB
 +
|l1d break=1x32 KiB
 +
|l1d desc=
 +
|l1d policy=
 +
|l2 cache=512 KiB
 +
|l2 break=1x512 KiB
 +
|l2 desc=
 +
|l2 policy=
 +
}}
 +
 
 +
== Memory controller ==
 +
{{memory controller
 +
|type=LPDDR2-400
 +
|ecc=No
 +
|max mem=512 MiB
 +
|controllers=1
 +
|channels=2
 +
|max bandwidth=5.96 GiB/s
 +
|bandwidth schan=2.98 GiB/s
 +
|bandwidth dchan=5.96 GiB/s
 +
}}
 +
 
 +
* Flash: OneNAND 512MB
 +
* Micro-SD slot (2GB bundle)
 +
* Standard SDHC slot
 +
 
 +
== Expansions ==
 +
{{expansions
 +
| usb revision       = 2.0
 +
| usb ports          = 2
 +
| usb extra          = Host + OTG
 +
| uart              = yes
 +
| uart ports        = 3
 +
}}
 +
 
 +
== Graphics ==
 +
The PowerVR SGX540 is capable of up to 20M triangles/s and 1000M pixels/s.
 +
{{integrated graphics
 +
| gpu                = PowerVR SGX540
 +
| device id          =  
 +
| designer            = Imagination Technologies
 +
| execution units     = 1
 +
| max displays        = 1
 +
| max memory         = 512 MiB
 +
| frequency          = 400 MHz
 +
| max frequency       =  
 +
 
 +
| output crt          =
 +
| output sdvo        =
 +
| output dsi          =
 +
| output edp          =
 +
| output dp          =
 +
| output hdmi        = Yes
 +
| output vga          = Yes
 +
| output dvi          =  
  
−
| family              = Exynos
+
| directx ver        = 10.1
−
| series              = Exynos 3
+
| opengl ver        = 2.1
−
| locked              =  
+
| opencl ver        =  
−
| frequency           = 1,000 MHz
+
| opengl es ver      = 2.0
−
| bus type           = AXI
+
| hdmi ver           = 1.0
−
| bus speed          =  
+
| dp ver            =
−
| bus rate            =  
+
| edp ver           =  
−
| bus links          =  
+
| max res hdmi      =  
−
| clock multiplier   =
+
| max res hdmi freq  =  
 +
| max res dp        =  
 +
| max res dp freq   =  
 +
| max res edp        =
 +
| max res edp freq  =
 +
| max res vga        =
 +
| max res vga freq  =
 +
| max res lvds      = 1366x768
 +
}}
  
−
| isa family          = ARM
+
== Wireless ==
−
| isa                = ARMv7
+
* UMTS 850/1900/2100
−
| microarch          = Cortex-A8
+
* GSM 850/900/1800/1900MHz, HSPA+ up to 21.1 Mbps
−
| platform            =
+
{{wireless links
−
| chipset            =
+
| wifi              = Yes
−
| core name          = Cortex-A8
+
| 80211-97         =  
−
| core family        =  
+
| 80211a            = Yes
−
| core model         =  
+
| 80211b            = Yes
−
| core stepping      =  
+
| 80211g            = Yes
−
| process            = 45 nm
+
| 80211n           = Yes
−
| transistors        =
+
| 80211ac           =  
−
| technology          = CMOS
+
| 80211ad           =  
−
| die area           =  
 
−
| die width           =  
 
−
| die length          =
 
−
| word size           = 32 bit
 
−
| core count          = 1
 
−
| thread count        = 1
 
−
| max cpus            = 1
 
−
| max memory          =
 
−
| max memory addr    =  
 
  
−
| electrical          =  
+
| 2g                = Yes
−
| power               =  
+
| csd               =  
−
| v core              =  
+
| gsm              = Yes
−
| v core tolerance    = <!-- OR ... -->
+
| gprs              = Yes
−
| v core min          =  
+
| edge              =  
−
| v core max          =  
+
| cdmaone          =  
−
| v io                =  
+
| is-95a            =  
−
| v io tolerance      =  
+
| is-95b            =  
−
| v io 2              = <!-- OR ... -->
+
| 3g                = Yes
−
| v io 3              =  
+
| cdma2000          =  
−
| sdp                =  
+
| cdma2000 1x      =  
−
| tdp                =  
+
| cdma2000 1xev-do  =  
−
| tdp typical        =  
+
| cdma2000 1x adv  =  
−
| ctdp down          =
+
| umts              = Yes
−
| ctdp down frequency =  
+
| wcdma             =  
−
| ctdp up             =  
+
| td-scdma          =  
−
| ctdp up frequency  =
+
| dc-hsdpa          =  
−
| temp min            = <!-- use TJ/TC whenever possible instead -->
+
| hsdpa            = Yes
−
| temp max            =  
+
| hsupa            =  
−
| tjunc min          = <!-- .. °C -->
+
}}
−
| tjunc max          =  
 
−
| tcase min          =  
 
−
| tcase max          =
 
−
| tstorage min        =  
 
−
| tstorage max        =
 
−
| tambient min        =
 
−
| tambient max        =
 
  
−
| packaging          = Yes
+
== Features ==
−
| package 0          = FBGA
+
{{arm features
−
| package 0 type      = FBGA
+
|thumb=No
−
| package 0 pins      =  
+
|thumb2=Yes
−
| package 0 pitch    = 0.65 mm
+
|thumbee=No
−
| package 0 width    = 17 mm
+
|vfpv1=No
−
| package 0 length    = 17 mm
+
|vfpv2=No
−
| package 0 height    =  
+
|vfpv3=Yes
−
| socket 0            =  
+
|vfpv3-d16=No
−
| socket 0 type      =  
+
|vfpv3-f16=No
 +
|vfpv4=No
 +
|vfpv4-d16=No
 +
|vfpv5=No
 +
|neon=Yes
 
}}
 
}}
−
'''Exynos 3110''' is a [[single-core]] {{arch|32}} performance [[ARM]] system on a chip introduced by [[Samsung]] in [[2010]]. The Exynos 3110 was the first model from the {{samsung|Exynos}} family which found its way into many of Samsung's and Google's devices including the Galaxy S line, Galaxy Tab, and the Nexus S. The Exynos 3110 incorporates a {{armh|Cortex-A8}} core operating at 1 GHz along with a {{imgtec|PowerVR SGX540}} [[IGP]] operating at 200 MHz. This SoC supports up to LPDDR2-200 dual-channel memory.
+
 
 +
== Utilizing devices ==
 +
* [[used by::Samsung Galaxy SL]]
 +
* [[used by::Samsung Galaxy S]]
 +
* [[used by::Samsung Galaxy S Vibrant]]
 +
* [[used by::Samsung Galaxy S]]
 +
* [[used by::Samsung Wave S8500]]
 +
* [[used by::Samsung Wave II S8530]]
 +
* [[used by::Samsung Galaxy Tab]]
 +
* [[used by::Samsung Droid Charge]]
 +
* [[used by::Samsung Exhibit 4G]]
 +
* [[used by::Samsung Stratosphere]]
 +
* [[used by::Google Nexus S]]
 +
* [[used by::Meizu M9]]
 +
 
 +
{{expand list}}
 +
 
 +
== Diagram ==
 +
[[File:ex3110 block.png|900px]]
 +
 
 +
== Documents ==
 +
=== Datasheets ===
 +
* [[:File:Exynos 3110.pdf|Exynos 3110]]

Latest revision as of 20:28, 27 March 2018

Edit Values
Exynos 3110
General Info
DesignerSamsung,
ARM Holdings
ManufacturerSamsung
Model Number3110
MarketMobile
IntroductionMarch 23, 2010 (announced)
March 23, 2010 (launched)
General Specs
FamilyExynos
SeriesExynos 3
Frequency1,000 MHz
Bus typeAXI
Microarchitecture
ISAARMv7 (ARM)
MicroarchitectureCortex-A8
Core NameCortex-A8
Process45 nm
TechnologyCMOS
Word Size32 bit
Cores1
Threads1
Max Memory512 MiB
Multiprocessing
Max SMP1-Way (Uniprocessor)

Exynos 3110 (formerly S5PC110) is a single-core 32-bit performance ARM system on a chip introduced by Samsung in 2010. The Exynos 3110 was the first model from the Exynos family which found its way into many of Samsung's and Google's devices including the Galaxy S line, Galaxy Tab, and the Nexus S. The Exynos 3110 incorporates a Cortex-A8 core operating at 1 GHz along with a PowerVR SGX540 IGP operating at 200 MHz. This SoC supports up to LPDDR2-400 dual-channel memory.

Cache[edit]

Main article: Cortex-A8 § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$64 KiB
65,536 B
0.0625 MiB
L1I$32 KiB
32,768 B
0.0313 MiB
1x32 KiB  
L1D$32 KiB
32,768 B
0.0313 MiB
1x32 KiB  
L2$512 KiB
0.5 MiB
524,288 B
4.882812e-4 GiB
  1x512 KiB  

Memory controller[edit]

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeLPDDR2-400
Supports ECCNo
Max Mem512 MiB
Controllers1
Channels2
Max Bandwidth5.96 GiB/s
6,103.04 MiB/s
6.4 GB/s
6,399.501 MB/s
0.00582 TiB/s
0.0064 TB/s
Bandwidth
Single 2.98 GiB/s
Double 5.96 GiB/s
  • Flash: OneNAND 512MB
  • Micro-SD slot (2GB bundle)
  • Standard SDHC slot

Expansions[edit]

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
USB
Revision2.0
Ports2
FeaturesHost + OTG
UART
Ports3


Graphics[edit]

The PowerVR SGX540 is capable of up to 20M triangles/s and 1000M pixels/s.

[Edit/Modify IGP Info]

screen icon.svg
Integrated Graphics Information
GPUPowerVR SGX540
DesignerImagination Technologies
Execution Units1Max Displays1
Max Memory512 MiB
524,288 KiB
536,870,912 B
0.5 GiB
Frequency400 MHz
0.4 GHz
400,000 KHz
OutputHDMI, VGA
Max Resolution
LVDS1366x768
Standards
DirectX10.1
OpenGL2.1
OpenGL ES2.0
HDMI1.0

Wireless[edit]

  • UMTS 850/1900/2100
  • GSM 850/900/1800/1900MHz, HSPA+ up to 21.1 Mbps
Antu network-wireless-connected-100.svgWireless Communications
Wi-Fi
WiFi
802.11aYes
802.11bYes
802.11gYes
802.11nYes
Cellular
2G
GSM Yes
GPRS Yes
3G
UMTS
HSDPAYes

Features[edit]

[Edit/Modify Supported Features]

Cog-icon-grey.svg
Supported ARM Extensions & Processor Features
Thumb-2Thumb-2 Extension
VFPv3Vector Floating Point (VFP) v3 Extension
NEONAdvanced SIMD extension

Utilizing devices[edit]

  • Samsung Galaxy SL
  • Samsung Galaxy S
  • Samsung Galaxy S Vibrant
  • Samsung Galaxy S
  • Samsung Wave S8500
  • Samsung Wave II S8530
  • Samsung Galaxy Tab
  • Samsung Droid Charge
  • Samsung Exhibit 4G
  • Samsung Stratosphere
  • Google Nexus S
  • Meizu M9

This list is incomplete; you can help by expanding it.

Diagram[edit]

ex3110 block.png

Documents[edit]

Datasheets[edit]

Retrieved from "https://en.wikichip.org/w/index.php?title=samsung/exynos/3110&oldid=75583"
Facts about "Exynos 3110 - Samsung"
RDF feed
base frequency1,000 MHz (1 GHz, 1,000,000 kHz) +
bus typeAXI +
core count1 +
core nameCortex-A8 +
designerSamsung + and ARM Holdings +
familyExynos +
first announcedMarch 23, 2010 +
first launchedMarch 23, 2010 +
former nameS5PC110 +
full page namesamsung/exynos/3110 +
has 2g supporttrue +
has 3g supporttrue +
has ecc memory supportfalse +
has gprs supporttrue +
has gsm supporttrue +
has hsdpa supporttrue +
has umts supporttrue +
instance ofmicroprocessor +
integrated gpuPowerVR SGX540 +
integrated gpu base frequency400 MHz (0.4 GHz, 400,000 KHz) +
integrated gpu designerImagination Technologies +
integrated gpu execution units1 +
integrated gpu max memory512 MiB (524,288 KiB, 536,870,912 B, 0.5 GiB) +
isaARMv7 +
isa familyARM +
l1$ size64 KiB (65,536 B, 0.0625 MiB) +
l1d$ size32 KiB (32,768 B, 0.0313 MiB) +
l1i$ size32 KiB (32,768 B, 0.0313 MiB) +
l2$ size0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) +
ldateMarch 23, 2010 +
manufacturerSamsung +
market segmentMobile +
max cpu count1 +
max memory512 MiB (524,288 KiB, 536,870,912 B, 0.5 GiB, 4.882812e-4 TiB) +
max memory bandwidth5.96 GiB/s (6,103.04 MiB/s, 6.4 GB/s, 6,399.501 MB/s, 0.00582 TiB/s, 0.0064 TB/s) +
max memory channels2 +
microarchitectureCortex-A8 +
model number3110 +
nameExynos 3110 +
process45 nm (0.045 μm, 4.5e-5 mm) +
seriesExynos 3 +
smp max ways1 +
supported memory typeLPDDR2-400 +
technologyCMOS +
thread count1 +
used bySamsung Galaxy SL +, Samsung Galaxy S +, Samsung Galaxy S Vibrant +, Samsung Wave S8500 +, Samsung Wave II S8530 +, Samsung Galaxy Tab +, Samsung Droid Charge +, Samsung Exhibit 4G +, Samsung Stratosphere +, Google Nexus S + and Meizu M9 +
word size32 bit (4 octets, 8 nibbles) +