Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "esperanto/microarchitectures/et-minion"
(minion) |
|||
| Line 1: | Line 1: | ||
{{esperanto title|ET-Minion|arch}} | {{esperanto title|ET-Minion|arch}} | ||
| − | {{microarchitecture}} | + | {{microarchitecture |
| + | |atype=CPU | ||
| + | |name=ET-Minion | ||
| + | |designer=Esperanto | ||
| + | |manufacturer=TSMC | ||
| + | |introduction=2018 | ||
| + | |process=7 nm | ||
| + | |type=Superscalar | ||
| + | |oooe=Yes | ||
| + | |speculative=Yes | ||
| + | |renaming=Yes | ||
| + | |isa=RV64 | ||
| + | |extension=I | ||
| + | |extension 2=M | ||
| + | |extension 3=A | ||
| + | |extension 4=F | ||
| + | |extension 5=D | ||
| + | |extension 6=C | ||
| + | |predecessor=BOOM v2 | ||
| + | |predecessor link=uc berkeley/microarchitectures/boom v2 | ||
| + | }} | ||
Revision as of 21:00, 25 December 2017
| Edit Values | |
| ET-Minion µarch | |
| General Info | |
| Arch Type | CPU |
| Designer | Esperanto |
| Manufacturer | TSMC |
| Introduction | 2018 |
| Process | 7 nm |
| Pipeline | |
| Type | Superscalar |
| OoOE | Yes |
| Speculative | Yes |
| Reg Renaming | Yes |
| Instructions | |
| ISA | RV64 |
| Extensions | I, M, A, F, D, C |
| Succession | |
Facts about "ET-Minion - Microarchitectures - Esperanto"
| codename | ET-Minion + |
| designer | Esperanto + |
| first launched | 2018 + |
| full page name | esperanto/microarchitectures/et-minion + |
| instance of | microarchitecture + |
| instruction set architecture | RV64 + |
| manufacturer | TSMC + |
| microarchitecture type | CPU + |
| name | ET-Minion + |
| process | 7 nm (0.007 μm, 7.0e-6 mm) + |