From WikiChip
Difference between revisions of "vti/vl86cx/vy86c810"
m (Bot: moving all {{mpu}} to {{chip}}) |
|||
(One intermediate revision by one other user not shown) | |||
Line 1: | Line 1: | ||
{{vti title|VY86C810}} | {{vti title|VY86C810}} | ||
− | {{ | + | {{chip |
|name=VY86C810 | |name=VY86C810 | ||
|no image=No | |no image=No | ||
Line 45: | Line 45: | ||
|l1 policy=write-through | |l1 policy=write-through | ||
}} | }} | ||
+ | |||
+ | == Documents == | ||
+ | * [[:File:vlsi arm810-710.pdf|VY86C710A/VY86C710A2/VY86C810 Product Brief]] |
Latest revision as of 16:32, 13 December 2017
Edit Values | |||||||||
VY86C810 | |||||||||
General Info | |||||||||
Designer | ARM Holdings | ||||||||
Manufacturer | VLSI Technology | ||||||||
Model Number | VY86C810 | ||||||||
Part Number | VY86C810 | ||||||||
Market | Embedded, Desktop | ||||||||
Introduction | August 26, 1996 (announced) November, 1996 (launched) | ||||||||
General Specs | |||||||||
Family | VL86Cx | ||||||||
Frequency | 50 MHz | ||||||||
Microarchitecture | |||||||||
ISA | ARMv4 (ARM) | ||||||||
Microarchitecture | ARM8 | ||||||||
Core Name | ARM810 | ||||||||
Process | 0.5 µm | ||||||||
Technology | CMOS | ||||||||
Die | 53.5 mm² | ||||||||
Word Size | 32 bit | ||||||||
Cores | 1 | ||||||||
Threads | 1 | ||||||||
Max Memory | 4 GiB | ||||||||
Max Address Mem | 0xFFFFFFFF | ||||||||
Multiprocessing | |||||||||
Max SMP | 1-Way (Uniprocessor) | ||||||||
Electrical | |||||||||
Power dissipation | 500 mW | ||||||||
Vcore | 3.3 V ± 10 % | ||||||||
Tstorage | -65 °C – -150 °C | ||||||||
Tambient | -10 °C – 70 °C | ||||||||
Packaging | |||||||||
|
VY86C810 is a 32-bit ARM microprocessor designed by ARM and introduce by VTI in 1996. This processor is based on the ARM8 microarchitecture (ARM810 core) and is manufactured on VLSI's 0.5 µm process and operating at 50 MHz.
Cache[edit]
- Main article: ARM8 § Cache
![]() |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||
|
Documents[edit]
Facts about "VY86C810 - VTI"
l1$ description | 64-way set associative + |
l1$ size | 8 KiB (8,192 B, 0.00781 MiB) + |