From WikiChip
Difference between revisions of "renesas/r-car/m1a"
m (Bot: moving all {{mpu}} to {{chip}}) |
|||
(4 intermediate revisions by one other user not shown) | |||
Line 1: | Line 1: | ||
{{renesas title|R-Car M1A}} | {{renesas title|R-Car M1A}} | ||
− | {{ | + | {{chip |
|name=R-Car M1A | |name=R-Car M1A | ||
|no image=Yes | |no image=Yes | ||
Line 35: | Line 35: | ||
'''R-Car M1A''' is a mid-range performance embedded [[dual-core]] SoC for the automotive industry designed by [[Renesas]] and introduced in 2011. The M1A features a single {{armh|Cortex-A9|l=arch}} core and an additional {{renesas|SH-4A|l=arch}} core, both operating at 800 MHz. This chip incorporates [[Imagination]]'s {{imgtec|PowerVR SGX540}} [[GPU]] operating at 200 MHz. This SoC supports up to 1 GiB of dual-channel DDR3-1066 memory. | '''R-Car M1A''' is a mid-range performance embedded [[dual-core]] SoC for the automotive industry designed by [[Renesas]] and introduced in 2011. The M1A features a single {{armh|Cortex-A9|l=arch}} core and an additional {{renesas|SH-4A|l=arch}} core, both operating at 800 MHz. This chip incorporates [[Imagination]]'s {{imgtec|PowerVR SGX540}} [[GPU]] operating at 200 MHz. This SoC supports up to 1 GiB of dual-channel DDR3-1066 memory. | ||
+ | Introduced early-2011 with samples available in May 2011. Renesas expected mass production to begin in June 2012. | ||
+ | |||
== Cache == | == Cache == | ||
{{main|arm holdings/microarchitectures/cortex-a9#Memory_Hierarchy|l1=Cortex-A9 § Cache}} | {{main|arm holdings/microarchitectures/cortex-a9#Memory_Hierarchy|l1=Cortex-A9 § Cache}} | ||
Line 114: | Line 116: | ||
== Block Diagram == | == Block Diagram == | ||
− | : [[File: | + | : [[File:rcar m1a block.png|650px]] |
: [[File:r-car m1a block.png|650px]] | : [[File:r-car m1a block.png|650px]] | ||
+ | |||
+ | == Dev Board ("MILAN") == | ||
+ | * 165 mm x 120 mm | ||
+ | * R-Car M1A | ||
+ | * 64 MiB flash memory | ||
+ | * 512 MiB DDR3-DRAM | ||
+ | * RS-232C, UART, USB,SD, LAN, CAN, MLB interfaces | ||
+ | * HDMI display out (with HDMI to DVI adapter) | ||
+ | * switches, LEDs,I/O expansion headers | ||
+ | |||
+ | |||
+ | : [[File:renesas milan m1a board.png|450px]] |
Latest revision as of 15:32, 13 December 2017
Edit Values | |||||||||||
R-Car M1A | |||||||||||
General Info | |||||||||||
Designer | Renesas, ARM Holdings | ||||||||||
Manufacturer | TSMC | ||||||||||
Model Number | M1A | ||||||||||
Part Number | R8A77781 | ||||||||||
Market | Embedded | ||||||||||
Introduction | February 16, 2011 (announced) June, 2012 (launched) | ||||||||||
Release Price | $70 | ||||||||||
General Specs | |||||||||||
Family | R-Car | ||||||||||
Series | 1st Gen | ||||||||||
Frequency | 800 MHz | ||||||||||
Microarchitecture | |||||||||||
ISA | ARMv7 (ARM), SuperH (SuperH) | ||||||||||
Microarchitecture | Cortex-A9, SH-4A | ||||||||||
Core Name | Cortex-A9, SH-4A | ||||||||||
Process | 40 nm | ||||||||||
Technology | CMOS | ||||||||||
Word Size | 32 bit | ||||||||||
Cores | 2 | ||||||||||
Threads | 2 | ||||||||||
Max Memory | 1 GiB | ||||||||||
Electrical | |||||||||||
Vcore | 1.2 V | ||||||||||
VI/O | 3.3 V | ||||||||||
Packaging | |||||||||||
|
R-Car M1A is a mid-range performance embedded dual-core SoC for the automotive industry designed by Renesas and introduced in 2011. The M1A features a single Cortex-A9 core and an additional SH-4A core, both operating at 800 MHz. This chip incorporates Imagination's PowerVR SGX540 GPU operating at 200 MHz. This SoC supports up to 1 GiB of dual-channel DDR3-1066 memory.
Introduced early-2011 with samples available in May 2011. Renesas expected mass production to begin in June 2012.
Contents
Cache[edit]
- Main article: Cortex-A9 § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||
|
Memory controller[edit]
Integrated Memory Controller
|
||||||||||||||||
|
Expansions[edit]
Expansion Options
|
||||||||||||||||||||||||||
|
- MLB (MOST150) 6-Pin I/F
- 2 x CAN 32 Message Buffers
- MMC
- 3 x SD
Graphics[edit]
- 20MPoly/s; 1000MPix/s; 3.2GFlops/s
Integrated Graphics Information
|
||||||||||||||||||||||||
|
Features[edit]
[Edit/Modify Supported Features]
Supported ARM Extensions & Processor Features
|
||||||||||
|
Block Diagram[edit]
Dev Board ("MILAN")[edit]
- 165 mm x 120 mm
- R-Car M1A
- 64 MiB flash memory
- 512 MiB DDR3-DRAM
- RS-232C, UART, USB,SD, LAN, CAN, MLB interfaces
- HDMI display out (with HDMI to DVI adapter)
- switches, LEDs,I/O expansion headers
Categories:
- all microprocessor models
- microprocessor models by renesas
- microprocessor models by renesas based on cortex-a9
- microprocessor models by renesas based on sh-4a
- microprocessor models by arm holdings
- microprocessor models by arm holdings based on cortex-a9
- microprocessor models by arm holdings based on sh-4a
- microprocessor models by tsmc
Facts about "R-Car M1A - Renesas"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | R-Car M1A - Renesas#package + |
base frequency | 800 MHz (0.8 GHz, 800,000 kHz) + |
core count | 2 + |
core name | Cortex-A9 + and SH-4A + |
core voltage | 1.2 V (12 dV, 120 cV, 1,200 mV) + |
designer | Renesas + and ARM Holdings + |
family | R-Car + |
first announced | February 16, 2011 + |
first launched | June 2012 + |
full page name | renesas/r-car/m1a + |
has ecc memory support | false + |
instance of | microprocessor + |
integrated gpu | PowerVR SGX540 + |
integrated gpu base frequency | 200 MHz (0.2 GHz, 200,000 KHz) + |
integrated gpu designer | Imagination Technologies + |
integrated gpu execution units | 2 + |
io voltage | 3.3 V (33 dV, 330 cV, 3,300 mV) + |
isa | ARMv7 + and SuperH + |
isa family | ARM + and SuperH + |
l1$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l1d$ description | 4-way set associative + |
l1d$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l1i$ description | 4-way set associative + |
l1i$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
ldate | June 2012 + |
manufacturer | TSMC + |
market segment | Embedded + |
max memory | 1,024 MiB (1,048,576 KiB, 1,073,741,824 B, 1 GiB, 9.765625e-4 TiB) + |
max memory bandwidth | 7.95 GiB/s (8,140.8 MiB/s, 8.536 GB/s, 8,536.248 MB/s, 0.00776 TiB/s, 0.00854 TB/s) + |
max memory channels | 2 + |
microarchitecture | Cortex-A9 + and SH-4A + |
model number | M1A + |
name | R-Car M1A + |
package | FCBGA-472 + |
part number | R8A77781 + |
process | 40 nm (0.04 μm, 4.0e-5 mm) + |
release price | $ 70.00 (€ 63.00, £ 56.70, ¥ 7,233.10) + |
series | 1st Gen + |
supported memory type | DDR3-1066 + and DDR2-800 + |
technology | CMOS + |
thread count | 2 + |
word size | 32 bit (4 octets, 8 nibbles) + |