Difference between revisions of "qualcomm/centriq/2452"

	Edit Values
	Centriq 2452
	General Info
Designer	Qualcomm
Manufacturer	Samsung
Model Number	2452
Market	Server
Introduction	November 8, 2017 (announced); November 8, 2017 (launched)
Release Price	$1,383
	General Specs
Family	Centriq
Series	2400
Frequency	2,200 MHz
Turbo Frequency	2,600 MHz
	Microarchitecture
ISA	ARMv8 (ARM)
Microarchitecture	Falkor
Process	10 nm
Transistors	18,000,000,000
Technology	CMOS
Die	398 mm²
Word Size	64 bit
Cores	46
Threads	46
Max Memory	768 GiB
	Multiprocessing
Max SMP	1-Way (Uniprocessor)
	Electrical
Vcore	1 V
TDP	120 W
	Packaging
Dimension	55 mm x 55 mm
Pitch	1 mm
Contacts	2808
Socket	LGA-2808

Latest revision as of 15:31, 13 December 2017

Centriq 2452 is a 64-bit 46-core ARM high-performance server microprocessor designed by Qualcomm and introduced in late 2017. This processor, which is based on the Falkor microarchitecture, is fabricated on Samsung's 10LPE process. The 2452 has a base frequency of 2.2 GHz with a TDP of 120 W and a turbo frequency of 2.6 GHz. This chip supports up to 768 GiB of hexa-channel DDR4-2666 memory.

Cache[edit]

Main article: Falkor § Cache

[Edit/Modify Cache Info]

Cache Organization

Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.

L1$

4.3125 MiB

4,416 KiB
4,521,984 B

L1I$	2.875 MiB 2,944 KiB 3,014,656 B	46x64 KiB	8-way set associative
L1D$	1.4375 MiB 1,472 KiB 1,507,328 B	46x32 KiB	8-way set associative	write-through

L2$

11.5 MiB

11,776 KiB
12,058,624 B
0.0112 GiB

		20x512 KiB	8-way set associative

L3$

57.5 MiB

58,880 KiB
60,293,120 B
0.0562 GiB

		11.5x5 MiB	20-way set associative

Memory controller[edit]

[Edit/Modify Memory Info]

Integrated Memory Controller

Max Type	DDR4-2666
Supports ECC	Yes
Max Mem	768 GiB
Controllers	6
Channels	6
Max Bandwidth	119.21 GiB/s 122,071.04 MiB/s 128.001 GB/s 128,000.763 MB/s 0.116 TiB/s 0.128 TB/s
Bandwidth	Single 19.87 GiB/s Double 39.74 GiB/s Quad 79.47 GiB/s Hexa 119.21 GiB/s

Expansions[edit]

[Edit/Modify Expansions Info]

Expansion Options

PCIe	Revision: 3.0
	Max Lanes: 32
	Configuration: x16, x8, x4

SATA	Revision: 3.0
	Max Ports: 8

Features[edit]

[Edit/Modify Supported Features]

Supported ARM Extensions & Processor Features

NEON	Advanced SIMD extension
TrustZone	TrustZone Security Extensions
PMUv3	ARMv8 PMUv3 Performance Monitors Extension
CRC32	CRC-32 checksum Extension
Crypto	Cryptographic Extension
FP	Floating-point Extension
RDM	ARMv8.1 Rounding Double Multiply Add/Subtract

@@ Line 1: / Line 1: @@
 {{qualcomm title|Centriq 2452}}
-{{mpu
+{{chip
 |name=Centriq 2452
 |image=falkor centriq 2400 (front).png
@@ Line 97: / Line 97: @@
 |vfpv5=No
 |neon=Yes
-|trustzone=No
+|trustzone=Yes
 |jazelle=No
 |wmmx=No

Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.	Centriq 2452 - Qualcomm#package + and Centriq 2452 - Qualcomm#pcie +
base frequency	2,200 MHz (2.2 GHz, 2,200,000 kHz) +
core count	46 +
core voltage	1 V (10 dV, 100 cV, 1,000 mV) +
designer	Qualcomm +
die area	398 mm² (0.617 in², 3.98 cm², 398,000,000 µm²) +
family	Centriq +
first announced	November 8, 2017 +
first launched	November 8, 2017 +
full page name	qualcomm/centriq/2452 +
has ecc memory support	true +
instance of	microprocessor +
isa	ARMv8 +
isa family	ARM +
l1$ size	4,416 KiB (4,521,984 B, 4.313 MiB) +
l1d$ description	8-way set associative +
l1d$ size	1,472 KiB (1,507,328 B, 1.438 MiB) +
l1i$ description	8-way set associative +
l1i$ size	2,944 KiB (3,014,656 B, 2.875 MiB) +
l2$ description	8-way set associative +
l2$ size	11.5 MiB (11,776 KiB, 12,058,624 B, 0.0112 GiB) +
l3$ description	20-way set associative +
l3$ size	57.5 MiB (58,880 KiB, 60,293,120 B, 0.0562 GiB) +
ldate	November 8, 2017 +
main image	+
manufacturer	Samsung +
market segment	Server +
max cpu count	1 +
max memory	786,432 MiB (805,306,368 KiB, 824,633,720,832 B, 768 GiB, 0.75 TiB) +
max memory bandwidth	119.21 GiB/s (122,071.04 MiB/s, 128.001 GB/s, 128,000.763 MB/s, 0.116 TiB/s, 0.128 TB/s) +
max memory channels	6 +
max sata ports	8 +
microarchitecture	Falkor +
model number	2452 +
name	Centriq 2452 +
package	FCLGA-2808 +
process	10 nm (0.01 μm, 1.0e-5 mm) +
release price	$ 1,383.00 (€ 1,244.70, £ 1,120.23, ¥ 142,905.39) +
series	2400 +
smp max ways	1 +
socket	LGA-2808 +
supported memory type	DDR4-2666 +
tdp	120 W (120,000 mW, 0.161 hp, 0.12 kW) +
technology	CMOS +
thread count	46 +
transistor count	18,000,000,000 +
turbo frequency	2,600 MHz (2.6 GHz, 2,600,000 kHz) +
word size	64 bit (8 octets, 16 nibbles) +

WikiChip

The Fuse Coverage

Social Media

Companies

Microarchitectures

Technology Nodes

Intel

AMD

ARM

Cavium

Samsung

Intel

AMD

Ampere

Apple

Cavium

HiSilicon

MediaTek

NXP

Qualcomm

Renesas