From WikiChip
Difference between revisions of "intel/xeon gold/6154"
(→Benchmarks) |
m (Bot: moving all {{mpu}} to {{chip}}) |
||
Line 1: | Line 1: | ||
{{intel title|Xeon Gold 6154}} | {{intel title|Xeon Gold 6154}} | ||
− | {{ | + | {{chip |
|name=Xeon Gold 6154 | |name=Xeon Gold 6154 | ||
|image=skylake sp (basic).png | |image=skylake sp (basic).png |
Revision as of 16:29, 13 December 2017
Edit Values | |
Xeon Gold 6154 | |
![]() | |
General Info | |
Designer | Intel |
Manufacturer | Intel |
Model Number | 6154 |
Part Number | CD8067303592700 |
S-Spec | SR3J5 QN35 (QS), QMQ9 (QS), QM81 (QS) |
Market | Server |
Introduction | April 25, 2017 (announced) July 11, 2017 (launched) |
Release Price | $3,543.00 |
Shop | Amazon |
General Specs | |
Family | Xeon Gold |
Series | 6000 |
Locked | Yes |
Frequency | 3,000 MHz |
Turbo Frequency | 3,700 MHz (1 core) |
Bus type | DMI 3.0 |
Bus rate | 4 × 8 GT/s |
Clock multiplier | 30 |
CPUID | 0x50654 |
Microarchitecture | |
ISA | x86-64 (x86) |
Microarchitecture | Skylake (server) |
Platform | Purley |
Chipset | Lewisburg |
Core Name | Skylake SP |
Core Family | 6 |
Core Stepping | H0 |
Process | 14 nm |
Technology | CMOS |
Word Size | 64 bit |
Cores | 18 |
Threads | 36 |
Max Memory | 768 GiB |
Multiprocessing | |
Max SMP | 4-Way (Multiprocessor) |
Electrical | |
TDP | 200 W |
Tcase | 0 °C – 82 °C |
TDTS | 0 °C – 106 °C |
Packaging | |
Template:packages/intel/fclga-3647 |
Xeon Gold 6154 is a 64-bit 18-core x86 multi-socket high performance server microprocessor introduced by Intel in mid-2017. This chip supports up to 4-way multiprocessing. The Gold 6154, which is based on the server configuration of the Skylake microarchitecture and is manufactured on a 14 nm+ process, sports 2 AVX-512 FMA units as well as three Ultra Path Interconnect links. This microprocessor, which operates at 3 GHz with a TDP of 200 W and a turbo boost frequency of up to 3.7 GHz, supports up 768 GiB of hexa-channel DDR4-2666 ECC memory.
Cache
- Main article: Skylake § Cache
![]() |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||||||||||||||
|
Memory controller
![]() |
Integrated Memory Controller
|
|||||||||||||
|
Expansions
![]() |
Expansion Options
|
|||||||
|
Features
[Edit/Modify Supported Features]
![]() |
Supported x86 Extensions & Processor Features
|
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
Frequencies
- See also: Intel's CPU Frequency Behavior
Mode | Base | Turbo Frequency/Active Cores | |||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | ||
Normal | 3,000 MHz | 3,700 MHz | 3,700 MHz | 3,700 MHz | 3,700 MHz | 3,700 MHz | 3,700 MHz | 3,700 MHz | 3,700 MHz | 3,700 MHz | 3,700 MHz | 3,700 MHz | 3,700 MHz | 3,700 MHz | 3,700 MHz | 3,700 MHz | 3,700 MHz | 3,700 MHz | 3,700 MHz |
AVX2 | 2,600 MHz | 3,600 MHz | 3,600 MHz | 3,400 MHz | 3,400 MHz | 3,300 MHz | 3,300 MHz | 3,300 MHz | 3,300 MHz | 3,300 MHz | 3,300 MHz | 3,300 MHz | 3,300 MHz | 3,300 MHz | 3,300 MHz | 3,300 MHz | 3,300 MHz | 3,300 MHz | 3,300 MHz |
AVX512 | 2,100 MHz | 3,500 MHz | 3,500 MHz | 3,300 MHz | 3,300 MHz | 3,200 MHz | 3,200 MHz | 3,200 MHz | 3,200 MHz | 3,100 MHz | 3,100 MHz | 3,100 MHz | 3,100 MHz | 2,800 MHz | 2,800 MHz | 2,800 MHz | 2,800 MHz | 2,700 MHz | 2,700 MHz |
Benchmarks
Test: SPEC CPU2017
Tested: 2017-09-30 12:20:22-0400
Chips: 2, Cores: 36, Threads: 36
Vendor: Cisco Systems
System: Cisco UCS B200 M5 (Intel Xeon Gold 6154, 3.00GHz)
Tested: 2017-09-30 12:20:22-0400
Chips: 2, Cores: 36, Threads: 36
![benchmarks.svg](/w/images/thumb/b/b8/benchmarks.svg/64px-benchmarks.svg.png)
System: Cisco UCS B200 M5 (Intel Xeon Gold 6154, 3.00GHz)
SPECspeed2017_int_base: 8.92
SPECspeed2017_int_peak: 9.16
Test: SPEC CPU2017
Tested: 2017-09-30 17:20:13-0400
Chips: 2, Cores: 36, Threads: 36
Vendor: Cisco Systems
System: Cisco UCS B200 M5 (Intel Xeon Gold 6154, 3.00GHz)
Tested: 2017-09-30 17:20:13-0400
Chips: 2, Cores: 36, Threads: 36
![benchmarks.svg](/w/images/thumb/b/b8/benchmarks.svg/64px-benchmarks.svg.png)
System: Cisco UCS B200 M5 (Intel Xeon Gold 6154, 3.00GHz)
SPECspeed2017_fp_base: 121
SPECspeed2017_fp_peak: 122
Test: SPEC CPU2017
Tested: 2017-10-11 07:31:37-0400
Chips: 2, Cores: 36, Threads: 36
Vendor: HPE
System: ProLiant DL380 Gen10 (3.00 GHz, Intel Xeon Gold 6154)
Tested: 2017-10-11 07:31:37-0400
Chips: 2, Cores: 36, Threads: 36
![benchmarks.svg](/w/images/thumb/b/b8/benchmarks.svg/64px-benchmarks.svg.png)
System: ProLiant DL380 Gen10 (3.00 GHz, Intel Xeon Gold 6154)
SPECspeed2017_fp_base: 120
Test: SPEC CPU2017
Tested: 2017-10-10 07:53:35-0400
Chips: 2, Cores: 36, Threads: 36
Vendor: HPE
System: ProLiant DL380 Gen10 (3.00 GHz, Intel Xeon Gold 6154)
Tested: 2017-10-10 07:53:35-0400
Chips: 2, Cores: 36, Threads: 36
![benchmarks.svg](/w/images/thumb/b/b8/benchmarks.svg/64px-benchmarks.svg.png)
System: ProLiant DL380 Gen10 (3.00 GHz, Intel Xeon Gold 6154)
SPECspeed2017_int_base: 8.83
Test: SPEC CPU2017
Tested: 2017-10-11 13:56:41-0400
Chips: 2, Cores: 36, Copies: 72
Vendor: HPE
System: ProLiant DL380 Gen10 (3.00 GHz, Intel Xeon Gold 6154)
Tested: 2017-10-11 13:56:41-0400
Chips: 2, Cores: 36, Copies: 72
![benchmarks.svg](/w/images/thumb/b/b8/benchmarks.svg/64px-benchmarks.svg.png)
System: ProLiant DL380 Gen10 (3.00 GHz, Intel Xeon Gold 6154)
SPECrate2017_fp_base: 198
Test: SPEC CPU2017
Tested: 2017-10-11 09:02:52-0400
Chips: 2, Cores: 36, Copies: 72
Vendor: HPE
System: ProLiant DL380 Gen10 (3.00 GHz, Intel Xeon Gold 6154)
Tested: 2017-10-11 09:02:52-0400
Chips: 2, Cores: 36, Copies: 72
![benchmarks.svg](/w/images/thumb/b/b8/benchmarks.svg/64px-benchmarks.svg.png)
System: ProLiant DL380 Gen10 (3.00 GHz, Intel Xeon Gold 6154)
SPECrate2017_int_base: 213
Test: SPEC CPU2017
Tested: 2017-10-26 14:43:55-0400
Chips: 2, Cores: 36, Threads: 36
Vendor: HPE
System: Synergy 480 Gen10 (3.00 GHz, Intel Xeon Gold 6154)
Tested: 2017-10-26 14:43:55-0400
Chips: 2, Cores: 36, Threads: 36
![benchmarks.svg](/w/images/thumb/b/b8/benchmarks.svg/64px-benchmarks.svg.png)
System: Synergy 480 Gen10 (3.00 GHz, Intel Xeon Gold 6154)
SPECspeed2017_int_base: 8.75
Test: SPEC CPU2017
Tested: 2017-10-26 17:18:51-0400
Chips: 2, Cores: 36, Threads: 36
Vendor: HPE
System: Synergy 480 Gen10 (3.00 GHz, Intel Xeon Gold 6154)
Tested: 2017-10-26 17:18:51-0400
Chips: 2, Cores: 36, Threads: 36
![benchmarks.svg](/w/images/thumb/b/b8/benchmarks.svg/64px-benchmarks.svg.png)
System: Synergy 480 Gen10 (3.00 GHz, Intel Xeon Gold 6154)
SPECspeed2017_fp_base: 119
Test: SPEC CPU2017
Tested: 2017-10-26 01:03:45-0400
Chips: 2, Cores: 36, Copies: 72
Vendor: Cisco Systems
System: Cisco UCS B200 M5 (Intel Xeon Gold 6154, 3.00GHz)
Tested: 2017-10-26 01:03:45-0400
Chips: 2, Cores: 36, Copies: 72
![benchmarks.svg](/w/images/thumb/b/b8/benchmarks.svg/64px-benchmarks.svg.png)
System: Cisco UCS B200 M5 (Intel Xeon Gold 6154, 3.00GHz)
SPECrate2017_fp_base: 202
SPECrate2017_fp_peak: 206
Test: SPEC CPU2017
Tested: 2017-10-26 19:47:49-0400
Chips: 2, Cores: 36, Copies: 72
Vendor: Cisco Systems
System: Cisco UCS B200 M5 (Intel Xeon Gold 6154, 3.00GHz)
Tested: 2017-10-26 19:47:49-0400
Chips: 2, Cores: 36, Copies: 72
![benchmarks.svg](/w/images/thumb/b/b8/benchmarks.svg/64px-benchmarks.svg.png)
System: Cisco UCS B200 M5 (Intel Xeon Gold 6154, 3.00GHz)
SPECrate2017_int_base: 209
SPECrate2017_int_peak: 221
Test: SPEC CPU2017
Tested: 2017-10-27 06:32:11-0400
Chips: 2, Cores: 36, Threads: 36
Vendor: Cisco Systems
System: Cisco UCS B200 M5 (Intel Xeon Gold 6154, 3.00GHz)
Tested: 2017-10-27 06:32:11-0400
Chips: 2, Cores: 36, Threads: 36
![benchmarks.svg](/w/images/thumb/b/b8/benchmarks.svg/64px-benchmarks.svg.png)
System: Cisco UCS B200 M5 (Intel Xeon Gold 6154, 3.00GHz)
SPECspeed2017_int_base: 8.88
SPECspeed2017_int_peak: 9.14
Test: SPEC CPU2017
Tested: 2017-10-27 11:32:49-0400
Chips: 2, Cores: 36, Threads: 36
Vendor: Cisco Systems
System: Cisco UCS B200 M5 (Intel Xeon Gold 6154, 3.00GHz)
Tested: 2017-10-27 11:32:49-0400
Chips: 2, Cores: 36, Threads: 36
![benchmarks.svg](/w/images/thumb/b/b8/benchmarks.svg/64px-benchmarks.svg.png)
System: Cisco UCS B200 M5 (Intel Xeon Gold 6154, 3.00GHz)
SPECspeed2017_fp_base: 121
SPECspeed2017_fp_peak: 122
Test: SPEC CPU2017
Tested: 2017-10-25 11:16:42-0400
Chips: 2, Cores: 36, Copies: 72
Vendor: HPE
System: Synergy 480 Gen10 (3.00 GHz, Intel Xeon Gold 6154)
Tested: 2017-10-25 11:16:42-0400
Chips: 2, Cores: 36, Copies: 72
![benchmarks.svg](/w/images/thumb/b/b8/benchmarks.svg/64px-benchmarks.svg.png)
System: Synergy 480 Gen10 (3.00 GHz, Intel Xeon Gold 6154)
SPECrate2017_int_base: 211
Test: SPEC CPU2017
Tested: 2017-10-25 16:10:34-0400
Chips: 2, Cores: 36, Copies: 72
Vendor: HPE
System: Synergy 480 Gen10 (3.00 GHz, Intel Xeon Gold 6154)
Tested: 2017-10-25 16:10:34-0400
Chips: 2, Cores: 36, Copies: 72
![benchmarks.svg](/w/images/thumb/b/b8/benchmarks.svg/64px-benchmarks.svg.png)
System: Synergy 480 Gen10 (3.00 GHz, Intel Xeon Gold 6154)
SPECrate2017_fp_base: 196
Facts about "Xeon Gold 6154 - Intel"