From WikiChip
Difference between revisions of "intel/xeon e5/e5-2698 v4"
m (Bot: moving all {{mpu}} to {{chip}}) |
|||
(16 intermediate revisions by 4 users not shown) | |||
Line 1: | Line 1: | ||
{{intel title|Xeon E5-2698 v4}} | {{intel title|Xeon E5-2698 v4}} | ||
− | {{ | + | {{chip |
| name = Xeon E5-2698 v4 | | name = Xeon E5-2698 v4 | ||
| no image = Yes | | no image = Yes | ||
Line 10: | Line 10: | ||
| model number = E5-2698 v4 | | model number = E5-2698 v4 | ||
| part number = CM8066002024000 | | part number = CM8066002024000 | ||
− | |||
| part number 2 = | | part number 2 = | ||
| part number 3 = | | part number 3 = | ||
+ | | part number 4 = | ||
| market = Server | | market = Server | ||
| first announced = June 20, 2016 | | first announced = June 20, 2016 | ||
Line 26: | Line 26: | ||
| turbo frequency = Yes | | turbo frequency = Yes | ||
| turbo frequency1 = 3,600 MHz | | turbo frequency1 = 3,600 MHz | ||
− | | turbo frequency2 = | + | | turbo frequency2 = 3,600 MHz |
+ | | turbo frequency3 = 3,400 MHz | ||
+ | | turbo frequency4 = 3,300 MHz | ||
+ | | turbo frequency5 = 3,200 MHz | ||
+ | | turbo frequency6 = 3,100 MHz | ||
+ | | turbo frequency7 = 3,000 MHz | ||
+ | | turbo frequency8 = 2,900 MHz | ||
+ | | turbo frequency9 = 2,800 MHz | ||
+ | | turbo frequency10 = 2,700 MHz | ||
+ | | turbo frequency11 = 2,700 MHz | ||
+ | | turbo frequency12 = 2,700 MHz | ||
+ | | turbo frequency13 = 2,700 MHz | ||
+ | | turbo frequency14 = 2,700 MHz | ||
+ | | turbo frequency15 = 2,700 MHz | ||
+ | | turbo frequency16 = 2,700 MHz | ||
+ | | turbo frequency17 = 2,700 MHz | ||
+ | | turbo frequency18 = 2,700 MHz | ||
+ | | turbo frequency19 = 2,700 MHz | ||
+ | | turbo frequency20 = 2,700 MHz | ||
| bus type = QPI | | bus type = QPI | ||
| bus speed = 4,800 MHz | | bus speed = 4,800 MHz | ||
Line 34: | Line 52: | ||
| s-spec = SR2JW | | s-spec = SR2JW | ||
| s-spec es = | | s-spec es = | ||
− | | s-spec qs = | + | | s-spec qs = QK11 |
+ | | s-spec qs 2 = QK7M | ||
| cpuid = 406F1 | | cpuid = 406F1 | ||
Line 54: | Line 73: | ||
| max memory = 1,536 GiB | | max memory = 1,536 GiB | ||
− | + | ||
| v core = 1.82 V | | v core = 1.82 V | ||
| v core tolerance = | | v core tolerance = | ||
Line 84: | Line 103: | ||
}} | }} | ||
The '''Xeon E5-2698 v4''' is a {{arch|64}} [[icosa-core]] [[x86]] microprocessor introduced by [[Intel]] in 2016. This server MPU is designed for segment-optimized 2S environments (1U Square form factors). Operating at 2.2 GHz with a {{intel|turbo boost}} frequency of 3.6 GHz for a single active core, this MPU has a TDP of 135 W and is manufactured on a [[14 nm process]] (based on {{intel|Broadwell|l=arch}}). | The '''Xeon E5-2698 v4''' is a {{arch|64}} [[icosa-core]] [[x86]] microprocessor introduced by [[Intel]] in 2016. This server MPU is designed for segment-optimized 2S environments (1U Square form factors). Operating at 2.2 GHz with a {{intel|turbo boost}} frequency of 3.6 GHz for a single active core, this MPU has a TDP of 135 W and is manufactured on a [[14 nm process]] (based on {{intel|Broadwell|l=arch}}). | ||
+ | |||
+ | == Cache == | ||
+ | {{main|intel/microarchitectures/broadwell#Memory_Hierarchy|l1=Broadwell § Cache}} | ||
+ | {{cache info | ||
+ | |l1i cache=640 KiB | ||
+ | |l1i break=20x32 KiB | ||
+ | |l1i desc=8-way set associative | ||
+ | |l1i extra=(per core, write-back) | ||
+ | |l1d cache=640 KiB | ||
+ | |l1d break=20x32 KiB | ||
+ | |l1d desc=8-way set associative | ||
+ | |l1d extra=(per core, write-back) | ||
+ | |l2 cache=5 MiB | ||
+ | |l2 break=20x256 KiB | ||
+ | |l2 desc=8-way set associative | ||
+ | |l2 extra=(per core, write-back) | ||
+ | |l3 cache=50 MiB | ||
+ | |l3 break=20x2.5 MiB | ||
+ | |l3 desc=20-way set associative | ||
+ | |l3 extra=(shared, per core, write-back) | ||
+ | }} | ||
+ | |||
+ | == Graphics == | ||
+ | This microprocessor has no [[integrated graphics processing unit]]. | ||
+ | |||
+ | == Memory controller == | ||
+ | {{integrated memory controller | ||
+ | | type = DDR4-2400 | ||
+ | | controllers = 1 | ||
+ | | channels = 4 | ||
+ | | ecc support = Yes | ||
+ | | max bandwidth = 71.53 GiB/s | ||
+ | | bandwidth schan = 17.88 GiB/s | ||
+ | | bandwidth dchan = 35.76 GiB/s | ||
+ | | max memory = 1,536 GiB | ||
+ | | pae = 46 bit | ||
+ | }} | ||
+ | |||
+ | == Expansions == | ||
+ | {{expansions | ||
+ | | pcie revision = 3.0 | ||
+ | | pcie lanes = 40 | ||
+ | | pcie config = x4 | ||
+ | | pcie config 1 = x8 | ||
+ | | pcie config 2 = x16 | ||
+ | }} | ||
+ | |||
+ | == Features == | ||
+ | {{x86 features | ||
+ | | em64t = Yes | ||
+ | | nx = Yes | ||
+ | | txt = Yes | ||
+ | | tsx = Yes | ||
+ | | vpro = Yes | ||
+ | | ht = Yes | ||
+ | | tbt1 = | ||
+ | | tbt2 = Yes | ||
+ | | tbmt3 = | ||
+ | | bpt = | ||
+ | | vt-x = Yes | ||
+ | | vt-d = Yes | ||
+ | | ept = Yes | ||
+ | | mmx = Yes | ||
+ | | sse = Yes | ||
+ | | sse2 = Yes | ||
+ | | sse3 = Yes | ||
+ | | ssse3 = Yes | ||
+ | | sse4.1 = Yes | ||
+ | | sse4.2 = Yes | ||
+ | | aes = Yes | ||
+ | | pclmul = Yes | ||
+ | | avx = Yes | ||
+ | | avx2 = Yes | ||
+ | | bmi = Yes | ||
+ | | bmi1 = Yes | ||
+ | | bmi2 = Yes | ||
+ | | f16c = Yes | ||
+ | | fma3 = Yes | ||
+ | | mpx = | ||
+ | | sgx = | ||
+ | | eist = Yes | ||
+ | | secure key = Yes | ||
+ | | os guard = Yes | ||
+ | | intel at = | ||
+ | | intel ipt = | ||
+ | }} | ||
+ | |||
+ | == Benchmarks == | ||
+ | {{benchmarks main | ||
+ | | | ||
+ | {{benchmark entry|type=spec_cpu2017|test_link=https://www.spec.org/cpu2017/results/res2017q2/cpu2017-20161026-00026.html|test_timestamp=2016-12-09 16:58:22-0500|chip_count=2|core_count=40|copies_count=80|vendor=Inspur Corporation|system=Inspur NF5280M4 (Intel Xeon E5-2698 v4)|SPECrate2017_int_base=143|SPECrate2017_int_peak=148}} | ||
+ | {{benchmark entry|type=spec_cpu2017|test_link=https://www.spec.org/cpu2017/results/res2017q2/cpu2017-20161026-00027.html|test_timestamp=2016-12-10 07:16:04-0500|chip_count=2|core_count=40|copies_count=80|vendor=Inspur Corporation|system=Inspur NF5280M4 (Intel Xeon E5-2698 v4)|SPECrate2017_fp_base=133|SPECrate2017_fp_peak=133}} | ||
+ | }} |
Latest revision as of 15:28, 13 December 2017
Edit Values | |
Xeon E5-2698 v4 | |
General Info | |
Designer | Intel |
Manufacturer | Intel |
Model Number | E5-2698 v4 |
Part Number | CM8066002024000 |
S-Spec | SR2JW QK11 (QS), QK7M (QS) |
Market | Server |
Introduction | June 20, 2016 (announced) June 20, 2016 (launched) |
Release Price | $3226.00 |
Shop | Amazon |
General Specs | |
Family | Xeon E5 |
Series | E5-2000 |
Locked | Yes |
Frequency | 2,200 MHz |
Turbo Frequency | Yes |
Turbo Frequency | 3,600 MHz (1 core), 3,600 MHz (2 cores), 3,400 MHz (3 cores), 3,300 MHz (4 cores), 3,200 MHz (5 cores), 3,100 MHz (6 cores), 3,000 MHz (7 cores), 2,900 MHz (8 cores), 2,800 MHz (9 cores), 2,700 MHz (10 cores), 2,700 MHz (11 cores), 2,700 MHz (12 cores), 2,700 MHz (13 cores), 2,700 MHz (14 cores), 2,700 MHz (15 cores), 2,700 MHz (16 cores), 2,700 MHz (17 cores), 2,700 MHz (18 cores), 2,700 MHz (19 cores), 2,700 MHz (20 cores) |
Bus type | QPI |
Bus speed | 4,800 MHz |
Bus rate | 2 × 9.6 GT/s |
Clock multiplier | 22 |
CPUID | 406F1 |
Microarchitecture | |
Microarchitecture | Broadwell |
Platform | Grantley EP 2S |
Chipset | C610 Series |
Core Name | Broadwell EP |
Core Family | 6 |
Core Model | 4F |
Core Stepping | B0 |
Process | 14 nm |
Transistors | 7,200,000,000 |
Technology | CMOS |
Die | 456.12 mm² |
Word Size | 64 bit |
Cores | 20 |
Threads | 40 |
Max Memory | 1,536 GiB |
Multiprocessing | |
Max SMP | 2-Way (Multiprocessor) |
Electrical | |
Vcore | 1.82 V |
VI/O | 1.2 V ± 3% |
TDP | 135 W |
Tcase | 0 °C – 90 °C |
Tstorage | -25 °C – 125 °C |
The Xeon E5-2698 v4 is a 64-bit icosa-core x86 microprocessor introduced by Intel in 2016. This server MPU is designed for segment-optimized 2S environments (1U Square form factors). Operating at 2.2 GHz with a turbo boost frequency of 3.6 GHz for a single active core, this MPU has a TDP of 135 W and is manufactured on a 14 nm process (based on Broadwell).
Cache[edit]
- Main article: Broadwell § Cache
Cache Info [Edit Values] | ||
L1I$ | 640 KiB 655,360 B 0.625 MiB |
20x32 KiB 8-way set associative (per core, write-back) |
L1D$ | 640 KiB 655,360 B 0.625 MiB |
20x32 KiB 8-way set associative (per core, write-back) |
L2$ | 5 MiB 5,120 KiB 5,242,880 B 0.00488 GiB |
20x256 KiB 8-way set associative (per core, write-back) |
L3$ | 50 MiB 51,200 KiB 52,428,800 B 0.0488 GiB |
20x2.5 MiB 20-way set associative (shared, per core, write-back) |
Graphics[edit]
This microprocessor has no integrated graphics processing unit.
Memory controller[edit]
Integrated Memory Controller | |
Type | DDR4-2400 |
Controllers | 1 |
Channels | 4 |
ECC Support | Yes |
Max bandwidth | 71.53 GiB/s |
Bandwidth (single) | 17.88 GiB/s |
Bandwidth (dual) | 35.76 GiB/s |
Max memory | 1,536 GiB |
Physical Address Extensions | 46 bit |
Expansions[edit]
Expansion Options
|
||||||||
|
Features[edit]
[Edit/Modify Supported Features]
Supported x86 Extensions & Processor Features
|
||||||||||||||||||||||||||||||||||||||||
|
Benchmarks[edit]
Test: SPEC CPU2017
Tested: 2016-12-09 16:58:22-0500
Chips: 2, Cores: 40, Copies: 80
Tested: 2016-12-09 16:58:22-0500
Chips: 2, Cores: 40, Copies: 80
Vendor: Inspur Corporation
System: Inspur NF5280M4 (Intel Xeon E5-2698 v4)
System: Inspur NF5280M4 (Intel Xeon E5-2698 v4)
SPECrate2017_int_base: 143
SPECrate2017_int_peak: 148
Test: SPEC CPU2017
Tested: 2016-12-10 07:16:04-0500
Chips: 2, Cores: 40, Copies: 80
Tested: 2016-12-10 07:16:04-0500
Chips: 2, Cores: 40, Copies: 80
Vendor: Inspur Corporation
System: Inspur NF5280M4 (Intel Xeon E5-2698 v4)
System: Inspur NF5280M4 (Intel Xeon E5-2698 v4)
SPECrate2017_fp_base: 133
SPECrate2017_fp_peak: 133
Facts about "Xeon E5-2698 v4 - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Xeon E5-2698 v4 - Intel#io +, Xeon E5-2698 v4 - Intel + and Xeon E5-2698 v4 - Intel + |
base frequency | 2,200 MHz (2.2 GHz, 2,200,000 kHz) + |
bus links | 2 + |
bus rate | 9,600 MT/s (9.6 GT/s, 9,600,000 kT/s) + |
bus speed | 4,800 MHz (4.8 GHz, 4,800,000 kHz) + |
bus type | QPI + |
chipset | C610 Series + |
clock multiplier | 22 + |
core count | 20 + |
core family | 6 + |
core model | 4F + |
core name | Broadwell EP + |
core stepping | B0 + |
core voltage | 1.82 V (18.2 dV, 182 cV, 1,820 mV) + |
cpuid | 406F1 + |
designer | Intel + |
die area | 456.12 mm² (0.707 in², 4.561 cm², 456,120,000 µm²) + |
family | Xeon E5 + |
first announced | June 20, 2016 + |
first launched | June 20, 2016 + |
full page name | intel/xeon e5/e5-2698 v4 + |
has advanced vector extensions | true + |
has advanced vector extensions 2 | true + |
has extended page tables support | true + |
has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Enhanced SpeedStep Technology +, Trusted Execution Technology +, Intel vPro Technology +, Extended Page Tables + and Transactional Synchronization Extensions + |
has intel enhanced speedstep technology | true + |
has intel trusted execution technology | true + |
has intel turbo boost technology 2 0 | true + |
has intel vpro technology | true + |
has locked clock multiplier | true + |
has second level address translation support | true + |
has simultaneous multithreading | true + |
has transactional synchronization extensions | true + |
has x86 advanced encryption standard instruction set extension | true + |
instance of | microprocessor + |
io voltage | 1.2 V (12 dV, 120 cV, 1,200 mV) + |
io voltage tolerance | 3% + |
l1d$ description | 8-way set associative + |
l1d$ size | 640 KiB (655,360 B, 0.625 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 640 KiB (655,360 B, 0.625 MiB) + |
l2$ description | 8-way set associative + |
l2$ size | 5 MiB (5,120 KiB, 5,242,880 B, 0.00488 GiB) + |
l3$ description | 20-way set associative + |
l3$ size | 50 MiB (51,200 KiB, 52,428,800 B, 0.0488 GiB) + |
ldate | June 20, 2016 + |
manufacturer | Intel + |
market segment | Server + |
max case temperature | 363.15 K (90 °C, 194 °F, 653.67 °R) + |
max cpu count | 2 + |
max memory | 1,572,864 MiB (1,610,612,736 KiB, 1,649,267,441,664 B, 1,536 GiB, 1.5 TiB) + |
max pcie lanes | 40 + |
max storage temperature | 398.15 K (125 °C, 257 °F, 716.67 °R) + |
microarchitecture | Broadwell + |
min case temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
min storage temperature | 248.15 K (-25 °C, -13 °F, 446.67 °R) + |
model number | E5-2698 v4 + |
name | Xeon E5-2698 v4 + |
part number | CM8066002024000 + |
platform | Grantley EP 2S + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
release price | $ 3,226.00 (€ 2,903.40, £ 2,613.06, ¥ 333,342.58) + |
s-spec | SR2JW + |
s-spec (qs) | QK11 + and QK7M + |
series | E5-2000 + |
smp max ways | 2 + |
tdp | 135 W (135,000 mW, 0.181 hp, 0.135 kW) + |
technology | CMOS + |
thread count | 40 + |
transistor count | 7,200,000,000 + |
turbo frequency (10 cores) | 2,700 MHz (2.7 GHz, 2,700,000 kHz) + |
turbo frequency (11 cores) | 2,700 MHz (2.7 GHz, 2,700,000 kHz) + |
turbo frequency (12 cores) | 2,700 MHz (2.7 GHz, 2,700,000 kHz) + |
turbo frequency (13 cores) | 2,700 MHz (2.7 GHz, 2,700,000 kHz) + |
turbo frequency (14 cores) | 2,700 MHz (2.7 GHz, 2,700,000 kHz) + |
turbo frequency (15 cores) | 2,700 MHz (2.7 GHz, 2,700,000 kHz) + |
turbo frequency (16 cores) | 2,700 MHz (2.7 GHz, 2,700,000 kHz) + |
turbo frequency (17 cores) | 2,700 MHz + |
turbo frequency (18 cores) | 2,700 MHz + |
turbo frequency (19 cores) | 2,700 MHz + |
turbo frequency (1 core) | 3,600 MHz (3.6 GHz, 3,600,000 kHz) + |
turbo frequency (20 cores) | 2,700 MHz + |
turbo frequency (2 cores) | 3,600 MHz (3.6 GHz, 3,600,000 kHz) + |
turbo frequency (3 cores) | 3,400 MHz (3.4 GHz, 3,400,000 kHz) + |
turbo frequency (4 cores) | 3,300 MHz (3.3 GHz, 3,300,000 kHz) + |
turbo frequency (5 cores) | 3,200 MHz (3.2 GHz, 3,200,000 kHz) + |
turbo frequency (6 cores) | 3,100 MHz (3.1 GHz, 3,100,000 kHz) + |
turbo frequency (7 cores) | 3,000 MHz (3 GHz, 3,000,000 kHz) + |
turbo frequency (8 cores) | 2,900 MHz (2.9 GHz, 2,900,000 kHz) + |
turbo frequency (9 cores) | 2,800 MHz (2.8 GHz, 2,800,000 kHz) + |
word size | 64 bit (8 octets, 16 nibbles) + |