From WikiChip
Difference between revisions of "intel/80486/486dx4-75"
< intel‎ | 80486

(Created page with "{{intel title|i486DX4-75}} {{mpu | name = Intel i486DX4-75 | no image = Yes | image = | image size = | caption =...")
 
m (Bot: moving all {{mpu}} to {{chip}})
 
(13 intermediate revisions by 4 users not shown)
Line 1: Line 1:
 
{{intel title|i486DX4-75}}
 
{{intel title|i486DX4-75}}
−
{{mpu
+
{{chip
 
| name                = Intel i486DX4-75
 
| name                = Intel i486DX4-75
−
| no image            = Yes
+
| image              = Ic-photo-Intel--FC80486DX4-75--(486-CPU).png
−
| image              =  
 
 
| image size          =  
 
| image size          =  
−
| caption            =  
+
| caption            = FC80486DX4, S-Spec SK052
 
| designer            = Intel
 
| designer            = Intel
 
| manufacturer        = Intel
 
| manufacturer        = Intel
Line 29: Line 28:
 
| bus rate            = 25 MT/s
 
| bus rate            = 25 MT/s
 
| clock multiplier    = 3
 
| clock multiplier    = 3
−
| s-spec              =  
+
| s-spec              = SK047
 +
| s-spec 2            = SK087
 +
| s-spec 3            = SK102
 +
| s-spec 4            = SX871
 +
| s-spec 5            = SX884
 +
| s-spec 6            = SK052
 +
| s-spec 7            = SK100
 +
| s-spec 8            = SX870
 +
| s-spec 9            = SX883
 
| s-spec es          =  
 
| s-spec es          =  
 
| s-spec qs          =  
 
| s-spec qs          =  
−
| cpuid              =  
+
| cpuid              = 480
  
 
| microarch          = 80486
 
| microarch          = 80486
Line 42: Line 49:
 
| core stepping      =  
 
| core stepping      =  
 
| process            = 600 nm
 
| process            = 600 nm
−
| transistors        =  
+
| transistors        = 1,600,000
 
| technology          = CMOS
 
| technology          = CMOS
 
| die size            =  
 
| die size            =  
Line 48: Line 55:
 
| core count          = 1
 
| core count          = 1
 
| max cpus            = 1
 
| max cpus            = 1
−
| max memory          = 4 GB
+
| max memory          = 4 GiB
  
−
| electrical          = Yes
+
 
−
| power              =  
+
| power              = 2.72 W
−
| v core              = 5 V
+
| v core              = 3.3 V
−
| v core tolerance    =  
+
| v core tolerance    = 0.3 V
−
| v core 2            = 3.3 V
 
−
| v core 2 tolerance  =
 
 
| temp max            = 85 °C
 
| temp max            = 85 °C
 
| temp min            = 0 °C
 
| temp min            = 0 °C
Line 64: Line 69:
 
| package size        =  
 
| package size        =  
 
| package 2          = SQFP-208
 
| package 2          = SQFP-208
−
| package 2 type     = SQFP
+
| package type 2      = SQFP
 
| socket              = Socket 1  
 
| socket              = Socket 1  
 
| socket 2            = Socket 2
 
| socket 2            = Socket 2
Line 70: Line 75:
 
| socket 4            = Socket 6
 
| socket 4            = Socket 6
 
}}
 
}}
 +
'''i486DX4-75''' was a fourth-generation [[x86]] [[microprocessor]] introduced by [[Intel]] in 1994. This chip, which is based on the {{intel|microarchitectures/80486|80486 microarchitecture}}, had a clock multiplier of x2, x2.5, and x3 with a max operating frequency of 75 MHz, three times the bus frequency. Like the original i486DX, this chip implemented the {{intel|80387}} [[FPU]] on-die and incorporated {{intel|System Management Mode}} (SMM). The DX4 series had twice as much cache space as the older processors.
 +
 +
== Cache ==
 +
{{main|intel/microarchitectures/80486#Memory_Hierarchy|l1=80486 § Cache}}
 +
The i486dx4-100 was offered with two cache policies. Models that came with a write-back cache were marked by an "'''&EW'''" identifier. Models that came with a write-through policy were marked by "'''&E'''".
 +
{{cache info
 +
|l1 cache=16 KiB
 +
|l1 break=1x16 KiB
 +
|l1 desc=4-way set associative
 +
|l1 extra=(unified, write-through/write-back policy)
 +
}}
 +
 +
== Graphics ==
 +
This chip had no integrated graphics processing unit.
 +
 +
== Features ==
 +
* {{intel|System Management Mode}} (SMM)
 +
 +
== Gallery ==
 +
<gallery>
 +
File:KL Intel i486DX4-75 PQFP.jpg|FC80486DX4-75, S-Spec SX883
 +
</gallery>
 +
 +
== See also ==
 +
* {{intel|80486|80486 family}}

Latest revision as of 15:13, 13 December 2017

Edit Values
Intel i486DX4-75
Ic-photo-Intel--FC80486DX4-75--(486-CPU).png
FC80486DX4, S-Spec SK052
General Info
DesignerIntel
ManufacturerIntel
Model Numberi486DX4-75
Part NumberA80486DX4-75,
MA80486DX4-75,
MQ80486DX4-75,
TQ80486DX475,
FC80486DX4-75,
FC80486DX4WB75
S-SpecSK047, SK087, SK102, SX871, SX884, SK052, SK100, SX870, SX883
IntroductionMarch 7, 1994 (launched)
ShopAmazon
General Specs
Family80486
Series486DX4
Frequency75 MHz
Bus typeFSB
Bus speed25 MHz
Bus rate25 MT/s
Clock multiplier3
CPUID480
Microarchitecture
Microarchitecture80486
Core Name486DX4
Process600 nm
Transistors1,600,000
TechnologyCMOS
Word Size32 bit
Cores1
Max Memory4 GiB
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
Power dissipation2.72 W
Vcore3.3 V ± 0.3 V
OP Temperature0 °C – 85 °C

i486DX4-75 was a fourth-generation x86 microprocessor introduced by Intel in 1994. This chip, which is based on the 80486 microarchitecture, had a clock multiplier of x2, x2.5, and x3 with a max operating frequency of 75 MHz, three times the bus frequency. Like the original i486DX, this chip implemented the 80387 FPU on-die and incorporated System Management Mode (SMM). The DX4 series had twice as much cache space as the older processors.

Cache[edit]

Main article: 80486 § Cache

The i486dx4-100 was offered with two cache policies. Models that came with a write-back cache were marked by an "&EW" identifier. Models that came with a write-through policy were marked by "&E".

Cache Info [Edit Values]
L1$ 16 KiB
16,384 B
0.0156 MiB
1x16 KiB 4-way set associative (unified, write-through/write-back policy)

Graphics[edit]

This chip had no integrated graphics processing unit.

Features[edit]

Gallery[edit]

  • FC80486DX4-75, S-Spec SX883

See also[edit]

Retrieved from "https://en.wikichip.org/w/index.php?title=intel/80486/486dx4-75&oldid=70366"
Facts about "i486DX4-75 - Intel"
RDF feed
base frequency75 MHz (0.075 GHz, 75,000 kHz) +
bus rate25 MT/s (0.025 GT/s, 25,000 kT/s) +
bus speed25 MHz (0.025 GHz, 25,000 kHz) +
bus typeFSB +
clock multiplier3 +
core count1 +
core name486DX4 +
core voltage3.3 V (33 dV, 330 cV, 3,300 mV) +
core voltage tolerance0.3 V +
cpuid480 +
designerIntel +
family80486 +
first launchedMarch 7, 1994 +
full page nameintel/80486/486dx4-75 +
instance ofmicroprocessor +
l1$ description4-way set associative +
l1$ size16 KiB (16,384 B, 0.0156 MiB) +
ldateMarch 7, 1994 +
main imageFile:Ic-photo-Intel--FC80486DX4-75--(486-CPU).png +
main image captionFC80486DX4, S-Spec SK052 +
manufacturerIntel +
max cpu count1 +
max memory4,096 MiB (4,194,304 KiB, 4,294,967,296 B, 4 GiB, 0.00391 TiB) +
max operating temperature85 °C +
microarchitecture80486 +
min operating temperature0 °C +
model numberi486DX4-75 +
nameIntel i486DX4-75 +
part numberA80486DX4-75 +, MA80486DX4-75 +, MQ80486DX4-75 +, TQ80486DX475 +, FC80486DX4-75 + and FC80486DX4WB75 +
power dissipation2.72 W (2,720 mW, 0.00365 hp, 0.00272 kW) +
process600 nm (0.6 μm, 6.0e-4 mm) +
s-specSK047 +, SK087 +, SK102 +, SX871 +, SX884 +, SK052 +, SK100 +, SX870 + and SX883 +
series486DX4 +
smp max ways1 +
technologyCMOS +
transistor count1,600,000 +
word size32 bit (4 octets, 8 nibbles) +