From WikiChip
Difference between revisions of "intel/80486/486dx-50"
< intel‎ | 80486

m (Bot: moving all {{mpu}} to {{chip}})
 
(9 intermediate revisions by 3 users not shown)
Line 1: Line 1:
 
{{intel title|i486DX-50}}
 
{{intel title|i486DX-50}}
−
{{mpu
+
{{chip
 
| name                = Intel i486DX-50
 
| name                = Intel i486DX-50
−
| no image            = Yes
+
| image              = CPU Intel 80486DX-50.JPG
−
| image              =  
 
 
| image size          =  
 
| image size          =  
−
| caption            =  
+
| caption            = A80486DX-50, S-Spec SX710
 
| designer            = Intel
 
| designer            = Intel
 
| manufacturer        = Intel
 
| manufacturer        = Intel
Line 24: Line 23:
 
| bus rate            = 50 MT/s
 
| bus rate            = 50 MT/s
 
| clock multiplier    = 1
 
| clock multiplier    = 1
−
| s-spec              =  
+
| s-spec              = SX408
 +
| s-spec 2            = SX409
 +
| s-spec 3            = SX518
 +
| s-spec 4            = SX546
 +
| s-spec 5            = SX547
 +
| s-spec 6            = SX705
 +
| s-spec 7            = SX710
 +
| s-spec 8            = SXE69
 
| s-spec es          =  
 
| s-spec es          =  
−
| s-spec qs          =  
+
| s-spec qs          = Q0209
−
| cpuid              =  
+
| s-spec qs 2        = Q302
 +
| cpuid              = 411
 +
| cpuid 2            = 413
  
 
| microarch          = 80486
 
| microarch          = 80486
Line 44: Line 52:
 
| core count          = 1
 
| core count          = 1
 
| max cpus            = 1
 
| max cpus            = 1
−
| max memory          = 4 GB
+
| max memory          = 4 GiB
  
−
| electrical          = Yes
+
 
−
| power              =  
+
| power              = 4 W
 
| v core              = 5 V
 
| v core              = 5 V
−
| v core tolerance    =  
+
| v core tolerance    = 5%
 
| temp max            = 85 °C
 
| temp max            = 85 °C
 
| temp min            = 0 °C
 
| temp min            = 0 °C
Line 58: Line 66:
 
| package size        = CPGA
 
| package size        = CPGA
 
| package 2          = PQFP-196
 
| package 2          = PQFP-196
−
| package 2 type     = PQFP
+
| package type 2      = PQFP
 
| package 3          = SQFP-208
 
| package 3          = SQFP-208
−
| package 3 type     = SQFP
+
| package type 3      = SQFP
 
| socket              = Socket 1  
 
| socket              = Socket 1  
 
| socket 2            = Socket 2
 
| socket 2            = Socket 2
 
| socket 3            = Socket 3
 
| socket 3            = Socket 3
 
}}
 
}}
 +
'''i486DX-50''' was a fourth-generation [[x86]] [[microprocessor]] introduced by [[Intel]] in 1991. This chip, which is based on the {{intel|microarchitectures/80486|80486 microarchitecture}}, operated at 50 MHz. This chip implemented the {{intel|80387}} [[FPU]] on-die and incorporated {{intel|System Management Mode}} (SMM).
 +
 +
== Cache ==
 +
{{main|intel/microarchitectures/80486#Memory_Hierarchy|l1=80486 § Cache}}
 +
{{cache info
 +
|l1 cache=8 KiB
 +
|l1 break=1x8 KiB
 +
|l1 desc=4-way set associative
 +
|l1 extra=(unified, write-through policy)
 +
}}
 +
 +
== Graphics ==
 +
This chip had no integrated graphics processing unit.
 +
 +
== Features ==
 +
* {{intel|System Management Mode}} (SMM)
 +
 +
== Gallery ==
 +
<gallery>
 +
File:Intel i486 DX 50 CPU.jpg|A80486DX-50, S-Spec SX710
 +
File:Intel i486 dx 50mhz 2007 03 27.jpg|A80486DX-50, S-Spec SX546
 +
</gallery>
 +
 +
== See also ==
 +
* {{intel|80486|80486 family}}

Latest revision as of 15:13, 13 December 2017

Edit Values
Intel i486DX-50
CPU Intel 80486DX-50.JPG
A80486DX-50, S-Spec SX710
General Info
DesignerIntel
ManufacturerIntel
Model Numberi486DX-50
Part NumberA80486DX-50
S-SpecSX408, SX409, SX518, SX546, SX547, SX705, SX710, SXE69
Q0209 (QS), Q302 (QS)
IntroductionJune 24, 1991 (launched)
ShopAmazon
General Specs
Family80486
Series486DX
Frequency50 MHz
Bus typeFSB
Bus speed50 MHz
Bus rate50 MT/s
Clock multiplier1
CPUID411, 413
Microarchitecture
Microarchitecture80486
Core Name486DX
Process1 µm, 800 nm
Transistors1,200,000
TechnologyCMOS
Word Size32 bit
Cores1
Max Memory4 GiB
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
Power dissipation4 W
Vcore5 V ± 5%
OP Temperature0 °C – 85 °C

i486DX-50 was a fourth-generation x86 microprocessor introduced by Intel in 1991. This chip, which is based on the 80486 microarchitecture, operated at 50 MHz. This chip implemented the 80387 FPU on-die and incorporated System Management Mode (SMM).

Cache[edit]

Main article: 80486 § Cache
Cache Info [Edit Values]
L1$ 8 KiB
8,192 B
0.00781 MiB
1x8 KiB 4-way set associative (unified, write-through policy)

Graphics[edit]

This chip had no integrated graphics processing unit.

Features[edit]

Gallery[edit]

  • A80486DX-50, S-Spec SX710

  • A80486DX-50, S-Spec SX546

See also[edit]

Retrieved from "https://en.wikichip.org/w/index.php?title=intel/80486/486dx-50&oldid=70361"
Facts about "i486DX-50 - Intel"
RDF feed
base frequency50 MHz (0.05 GHz, 50,000 kHz) +
bus rate50 MT/s (0.05 GT/s, 50,000 kT/s) +
bus speed50 MHz (0.05 GHz, 50,000 kHz) +
bus typeFSB +
clock multiplier1 +
core count1 +
core name486DX +
core voltage5 V (50 dV, 500 cV, 5,000 mV) +
core voltage tolerance5% +
cpuid411 + and 413 +
designerIntel +
family80486 +
first launchedJune 24, 1991 +
full page nameintel/80486/486dx-50 +
instance ofmicroprocessor +
l1$ description4-way set associative +
l1$ size8 KiB (8,192 B, 0.00781 MiB) +
ldateJune 24, 1991 +
main imageFile:CPU Intel 80486DX-50.JPG +
main image captionA80486DX-50, S-Spec SX710 +
manufacturerIntel +
max cpu count1 +
max memory4,096 MiB (4,194,304 KiB, 4,294,967,296 B, 4 GiB, 0.00391 TiB) +
max operating temperature85 °C +
microarchitecture80486 +
min operating temperature0 °C +
model numberi486DX-50 +
nameIntel i486DX-50 +
part numberA80486DX-50 +
power dissipation4 W (4,000 mW, 0.00536 hp, 0.004 kW) +
process1,000 nm (1 μm, 0.001 mm) + and 800 nm (0.8 μm, 8.0e-4 mm) +
s-specSX408 +, SX409 +, SX518 +, SX546 +, SX547 +, SX705 +, SX710 + and SXE69 +
s-spec (qs)Q0209 + and Q302 +
series486DX +
smp max ways1 +
technologyCMOS +
transistor count1,200,000 +
word size32 bit (4 octets, 8 nibbles) +