From WikiChip
Difference between revisions of "freescale/qoriq/p1020"
m (Bot: moving all {{mpu}} to {{chip}}) |
|||
| (One intermediate revision by one other user not shown) | |||
| Line 1: | Line 1: | ||
{{freescale title|QorIQ P1020}} | {{freescale title|QorIQ P1020}} | ||
| − | {{ | + | {{chip |
| − | |name=P1020 | + | |name=QorIQ P1020 |
|no image=Yes | |no image=Yes | ||
| + | |image=qoriq freescale pbgaii.png | ||
|designer=Freescale | |designer=Freescale | ||
|manufacturer=IBM | |manufacturer=IBM | ||
| Line 16: | Line 17: | ||
|isa family=Power | |isa family=Power | ||
|microarch=e500 | |microarch=e500 | ||
| − | |core name=e500 | + | |core name=e500 v2 |
|process=45 nm | |process=45 nm | ||
|technology=CMOS | |technology=CMOS | ||
| Line 22: | Line 23: | ||
|core count=2 | |core count=2 | ||
|thread count=2 | |thread count=2 | ||
| − | |power= | + | |power=1.89 W |
|tjunc min=0 °C | |tjunc min=0 °C | ||
|tjunc max=125 °C | |tjunc max=125 °C | ||
Latest revision as of 16:13, 13 December 2017
| Edit Values | |||||||
| QorIQ P1020 | |||||||
| General Info | |||||||
| Designer | Freescale | ||||||
| Manufacturer | IBM | ||||||
| Model Number | P1020 | ||||||
| Market | Networking, Embedded | ||||||
| Introduction | June 16, 2008 (announced) 2009 (launched) | ||||||
| General Specs | |||||||
| Family | QorIQ | ||||||
| Series | P1 | ||||||
| Frequency | 800 MHz | ||||||
| Microarchitecture | |||||||
| ISA | Power ISA v2.03 (Power) | ||||||
| Microarchitecture | e500 | ||||||
| Core Name | e500 v2 | ||||||
| Process | 45 nm | ||||||
| Technology | CMOS | ||||||
| Word Size | 32 bit | ||||||
| Cores | 2 | ||||||
| Threads | 2 | ||||||
| Electrical | |||||||
| Power dissipation | 1.89 W | ||||||
| Tjunction | 0 °C – 125 °C | ||||||
| Packaging | |||||||
| |||||||
QorIQ P1020 is a 32-bit embedded dual-core POWER microprocessor introduced by Freescale in 2008. This networking/embedded processor, which is based on the e500 microarchitecture and is fabricated on a 45 nm SOI process, operates at 1.2 GHz and supports 32-bit DDR3-800 memory.
Cache[edit]
- Main article: e500 § Cache
|
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||
|
|||||||||||||||||||||||||
Memory controller[edit]
|
Integrated Memory Controller
|
||||||||||||||
|
||||||||||||||
Expansions[edit]
- 2x 10/100/1000 Eithernet with 2x SGMII
- 2x PCIe 1.0a controllers with 2 SerDes
- 2x USB 2.0
- SD/MMC
- SPI
- 2x I2C
- UART
- SEC 3.1 Security Acceleration
Block Diagram[edit]
Documents[edit]
Facts about "QorIQ P1020 - Freescale"
| Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | QorIQ P1020 - Freescale#package + |
| base frequency | 800 MHz (0.8 GHz, 800,000 kHz) + |
| core count | 2 + |
| core name | e500 v2 + |
| designer | Freescale + |
| family | QorIQ + |
| first announced | June 16, 2008 + |
| first launched | 2009 + |
| full page name | freescale/qoriq/p1020 + |
| has ecc memory support | true + |
| instance of | microprocessor + |
| isa | Power ISA v2.03 + |
| isa family | Power + |
| l1$ size | 128 KiB (131,072 B, 0.125 MiB) + |
| l1d$ description | 8-way set associative + |
| l1d$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
| l1i$ description | 8-way set associative + |
| l1i$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
| l2$ description | 8-way set associative + |
| l2$ size | 0.25 MiB (256 KiB, 262,144 B, 2.441406e-4 GiB) + |
| ldate | 2009 + |
| main image | + |
| manufacturer | IBM + |
| market segment | Networking + and Embedded + |
| max junction temperature | 398.15 K (125 °C, 257 °F, 716.67 °R) + |
| max memory bandwidth | 2.98 GiB/s (3,051.52 MiB/s, 3.2 GB/s, 3,199.751 MB/s, 0.00291 TiB/s, 0.0032 TB/s) + |
| max memory channels | 1 + |
| microarchitecture | e500 + |
| min junction temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
| model number | P1020 + |
| name | QorIQ P1020 + |
| package | TE-PBGA-II-689 + |
| power dissipation | 1.89 W (1,890 mW, 0.00253 hp, 0.00189 kW) + |
| process | 45 nm (0.045 μm, 4.5e-5 mm) + |
| series | P1 + |
| supported memory type | DDR3-800 + |
| technology | CMOS + |
| thread count | 2 + |
| word size | 32 bit (4 octets, 8 nibbles) + |
