From WikiChip
Difference between revisions of "cavium/octeon plus/cn5745-600bg1217-sp"
m (Bot: moving all {{mpu}} to {{chip}}) |
|||
(2 intermediate revisions by the same user not shown) | |||
Line 1: | Line 1: | ||
{{cavium title|CN5745-600 SP}} | {{cavium title|CN5745-600 SP}} | ||
− | {{ | + | {{chip |
| name = Cavium CN5745-600 SP | | name = Cavium CN5745-600 SP | ||
| no image = | | no image = | ||
Line 10: | Line 10: | ||
| model number = CN5745-600 SP | | model number = CN5745-600 SP | ||
| part number = CN5745-600BG1217-SP | | part number = CN5745-600BG1217-SP | ||
− | |||
| part number 2 = | | part number 2 = | ||
| part number 3 = | | part number 3 = | ||
+ | | part number 4 = | ||
| market = Storage | | market = Storage | ||
| first announced = Jun 26, 2007 | | first announced = Jun 26, 2007 | ||
Line 78: | Line 78: | ||
| tambient max = | | tambient max = | ||
− | + | |package module 1={{packages/cavium/fcbga-1217}} | |
− | |||
− | |||
− | |||
− | | package | ||
− | |||
− | |||
− | |||
− | |||
− | |||
}} | }} | ||
'''CN5745-600 SP''' is a {{arch|64}} [[deca-core]] [[MIPS]] storage processor (SP) designed by [[Cavium]] and introduced in [[2007]]. This processor, which incorporates ten {{cavium|cnMIPS|l=arch}} cores, operates at 600 MHz and supports up to DDR2-800 dual channel ECC memory. This MPU includes a number of hardware accelerators specifically for improving the performance of storage and network software such as [[RAID]], networking, TCP & [[QoS]] acceleration. | '''CN5745-600 SP''' is a {{arch|64}} [[deca-core]] [[MIPS]] storage processor (SP) designed by [[Cavium]] and introduced in [[2007]]. This processor, which incorporates ten {{cavium|cnMIPS|l=arch}} cores, operates at 600 MHz and supports up to DDR2-800 dual channel ECC memory. This MPU includes a number of hardware accelerators specifically for improving the performance of storage and network software such as [[RAID]], networking, TCP & [[QoS]] acceleration. |
Latest revision as of 16:12, 13 December 2017
Edit Values | |||||||||
Cavium CN5745-600 SP | |||||||||
![]() | |||||||||
General Info | |||||||||
Designer | Cavium | ||||||||
Manufacturer | TSMC | ||||||||
Model Number | CN5745-600 SP | ||||||||
Part Number | CN5745-600BG1217-SP | ||||||||
Market | Storage | ||||||||
Introduction | Jun 26, 2007 (announced) August, 2007 (launched) | ||||||||
General Specs | |||||||||
Family | OCTEON Plus | ||||||||
Series | CN57xx | ||||||||
Frequency | 600 MHz | ||||||||
Microarchitecture | |||||||||
ISA | MIPS64 (MIPS) | ||||||||
Microarchitecture | cnMIPS | ||||||||
Process | 90 nm | ||||||||
Technology | CMOS | ||||||||
Word Size | 64 bit | ||||||||
Cores | 10 | ||||||||
Threads | 10 | ||||||||
Multiprocessing | |||||||||
Max SMP | 1-Way (Uniprocessor) | ||||||||
Packaging | |||||||||
|
CN5745-600 SP is a 64-bit deca-core MIPS storage processor (SP) designed by Cavium and introduced in 2007. This processor, which incorporates ten cnMIPS cores, operates at 600 MHz and supports up to DDR2-800 dual channel ECC memory. This MPU includes a number of hardware accelerators specifically for improving the performance of storage and network software such as RAID, networking, TCP & QoS acceleration.
Contents
Cache[edit]
- Main article: cnMIPS § Cache
![]() |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||
|
Memory controller[edit]
![]() |
Integrated Memory Controller
|
|||||||||||||
|
Expansions[edit]
![]() |
Expansion Options
|
|||||||||||
|
Networking[edit]
Interface options:
- 8-lanes PCIe + 8-lanes PCIe
- 8-lanes PCIe + 4 lanes PCIe + 4x [SGMII OR XAUI]
- 2x [4-lanes PCIe] + 2x [4x SGMII OR XAUI]
![]() |
Networking
|
|||||
|
Hardware Accelerators[edit]
[Edit/Modify Accelerators Info]
![]() |
Hardware Accelerators
|
|||||||||||||||||
|
Block diagram[edit]
Datasheet[edit]
Facts about "CN5745-600 SP - Cavium"