From WikiChip
Difference between revisions of "cavium/octeon plus/cn5740-1000bg1217-sp"
(Created page with "{{cavium title|CN5740-1000 SP}} {{mpu | name = Cavium CN5740-1000 SP | no image = | image = Octeon CN57xx.svg | image size =...") |
m (Bot: moving all {{mpu}} to {{chip}}) |
||
(4 intermediate revisions by 2 users not shown) | |||
Line 1: | Line 1: | ||
{{cavium title|CN5740-1000 SP}} | {{cavium title|CN5740-1000 SP}} | ||
− | {{ | + | {{chip |
| name = Cavium CN5740-1000 SP | | name = Cavium CN5740-1000 SP | ||
| no image = | | no image = | ||
Line 10: | Line 10: | ||
| model number = CN5740-1000 SP | | model number = CN5740-1000 SP | ||
| part number = CN5740-1000BG1217-SP | | part number = CN5740-1000BG1217-SP | ||
− | |||
| part number 2 = | | part number 2 = | ||
| part number 3 = | | part number 3 = | ||
+ | | part number 4 = | ||
| market = Storage | | market = Storage | ||
| first announced = Jun 26, 2007 | | first announced = Jun 26, 2007 | ||
Line 78: | Line 78: | ||
| tambient max = | | tambient max = | ||
− | + | |package module 1={{packages/cavium/fcbga-1217}} | |
− | |||
− | |||
− | |||
− | | package | ||
− | |||
− | |||
− | |||
− | |||
− | |||
}} | }} | ||
+ | '''CN5740-1000 SP''' is a {{arch|64}} [[octa-core]] [[MIPS]] storage processor (SP) designed by [[Cavium]] and introduced in [[2007]]. This processor, which incorporates eight {{cavium|cnMIPS|l=arch}} cores, operates at 1 GHz and supports up to DDR2-800 dual channel ECC memory. This MPU includes a number of hardware accelerators specifically for improving the performance of storage and network software such as [[RAID]], networking, TCP & [[QoS]] acceleration. | ||
+ | |||
+ | == Cache == | ||
+ | {{main|cavium/microarchitectures/cnmips#Memory_Hierarchy|l1=cnMIPS § Cache}} | ||
+ | {{cache size | ||
+ | |l1 cache=384 KiB | ||
+ | |l1i cache=256 KiB | ||
+ | |l1i break=8x32 KiB | ||
+ | |l1d cache=128 KiB | ||
+ | |l1d break=8x16 KiB | ||
+ | |l2 cache=2 MiB | ||
+ | |l2 break=1x2 MiB | ||
+ | }} | ||
+ | |||
+ | == Memory controller == | ||
+ | {{memory controller | ||
+ | |type=DDR2-800 | ||
+ | |ecc=Yes | ||
+ | |max mem= | ||
+ | |controllers=1 | ||
+ | |channels=2 | ||
+ | |width=64 bit | ||
+ | |max bandwidth=11.92 GiB/s | ||
+ | |bandwidth schan=5.96 GiB/s | ||
+ | |bandwidth dchan=11.92 GiB/s | ||
+ | }} | ||
+ | |||
+ | == Expansions == | ||
+ | {{expansions | ||
+ | |pcie revision=1.0 | ||
+ | |pcie lanes=8 | ||
+ | |pcie config=x4 | ||
+ | |pcie config 2=x8 | ||
+ | |uart=yes | ||
+ | |gp io=Yes | ||
+ | }} | ||
+ | |||
+ | == Networking == | ||
+ | Interface options: | ||
+ | * 8-lanes [[PCIe]] + 8-lanes PCIe | ||
+ | * 8-lanes PCIe + 4 lanes PCIe + 4x [SGMII OR XAUI] | ||
+ | * 2x [4-lanes PCIe] + 2x [4x SGMII OR XAUI] | ||
+ | {{network | ||
+ | |mii opts=Yes | ||
+ | |sgmii=yes | ||
+ | |sgmii ports=4 | ||
+ | |xaui=1 | ||
+ | |xaui ports=1 | ||
+ | }} | ||
+ | |||
+ | == Hardware Accelerators == | ||
+ | {{accelerators | ||
+ | |compression=Yes | ||
+ | |decompression=Yes | ||
+ | |tcp=Yes | ||
+ | |qos=Yes | ||
+ | |raid=Yes | ||
+ | |raid5=Yes | ||
+ | |raid6=Yes | ||
+ | }} | ||
+ | |||
+ | == Block diagram == | ||
+ | [[File:cn57xx block diagram.png|750px]] | ||
+ | |||
+ | == Datasheet == | ||
+ | * [[:File:CN57XX PB Rev 1.2.pdf|OCTEON CN57XX Processors Product Brief]] |
Latest revision as of 16:12, 13 December 2017
Edit Values | |||||||||
Cavium CN5740-1000 SP | |||||||||
![]() | |||||||||
General Info | |||||||||
Designer | Cavium | ||||||||
Manufacturer | TSMC | ||||||||
Model Number | CN5740-1000 SP | ||||||||
Part Number | CN5740-1000BG1217-SP | ||||||||
Market | Storage | ||||||||
Introduction | Jun 26, 2007 (announced) August, 2007 (launched) | ||||||||
General Specs | |||||||||
Family | OCTEON Plus | ||||||||
Series | CN57xx | ||||||||
Frequency | 1,000 MHz | ||||||||
Microarchitecture | |||||||||
ISA | MIPS64 (MIPS) | ||||||||
Microarchitecture | cnMIPS | ||||||||
Process | 90 nm | ||||||||
Technology | CMOS | ||||||||
Word Size | 64 bit | ||||||||
Cores | 8 | ||||||||
Threads | 8 | ||||||||
Multiprocessing | |||||||||
Max SMP | 1-Way (Uniprocessor) | ||||||||
Packaging | |||||||||
|
CN5740-1000 SP is a 64-bit octa-core MIPS storage processor (SP) designed by Cavium and introduced in 2007. This processor, which incorporates eight cnMIPS cores, operates at 1 GHz and supports up to DDR2-800 dual channel ECC memory. This MPU includes a number of hardware accelerators specifically for improving the performance of storage and network software such as RAID, networking, TCP & QoS acceleration.
Contents
Cache[edit]
- Main article: cnMIPS § Cache
![]() |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||
|
Memory controller[edit]
![]() |
Integrated Memory Controller
|
|||||||||||||
|
Expansions[edit]
![]() |
Expansion Options
|
|||||||||||
|
Networking[edit]
Interface options:
- 8-lanes PCIe + 8-lanes PCIe
- 8-lanes PCIe + 4 lanes PCIe + 4x [SGMII OR XAUI]
- 2x [4-lanes PCIe] + 2x [4x SGMII OR XAUI]
![]() |
Networking
|
|||||
|
Hardware Accelerators[edit]
[Edit/Modify Accelerators Info]
![]() |
Hardware Accelerators
|
|||||||||||||||||
|
Block diagram[edit]
Datasheet[edit]
Facts about "CN5740-1000 SP - Cavium"