From WikiChip
Difference between revisions of "amd/k6-iii-p/amd-k6-iii-433ack"
< amd

m (Bot: moving all {{mpu}} to {{chip}})
 
(5 intermediate revisions by 3 users not shown)
Line 1: Line 1:
 
{{amd title|AMD-K6-III/433ACK}}
 
{{amd title|AMD-K6-III/433ACK}}
{{mpu
+
{{chip
 
| name                = AMD-K6-III/433ACK
 
| name                = AMD-K6-III/433ACK
 
| no image            = No
 
| no image            = No
Line 10: Line 10:
 
| model number        = AMD-K6-III/433ACK
 
| model number        = AMD-K6-III/433ACK
 
| part number        = AMD-K6-III/433ACK
 
| part number        = AMD-K6-III/433ACK
| part number 1      =
 
 
| part number 2      =  
 
| part number 2      =  
 
| part number 3      =  
 
| part number 3      =  
 +
| part number 4      =
 
| market              = Mobile
 
| market              = Mobile
 
| first announced    = September 20, 1999
 
| first announced    = September 20, 1999
Line 44: Line 44:
 
| thread count        = 1
 
| thread count        = 1
 
| max cpus            = 1
 
| max cpus            = 1
| max memory          = 4 GB
+
| max memory          = 4 GiB
 +
 
  
| electrical          = Yes
 
 
| power              = 16 W
 
| power              = 16 W
 
| v core              = 2.0 V
 
| v core              = 2.0 V
Line 80: Line 80:
 
== Cache ==
 
== Cache ==
 
{{main|amd/microarchitectures/k6-iii#Memory_Hierarchy|l1=K6-III § Cache}}
 
{{main|amd/microarchitectures/k6-iii#Memory_Hierarchy|l1=K6-III § Cache}}
[[L3$]] can be 512 KB to 2 MB, depending on manufacturer and [[motherboard]] model. L3$ is off-chip. L2$ operated at full core speed.
+
[[L3$]] can be 512 KiB to 2 MiB, depending on manufacturer and [[motherboard]] model. L3$ is off-chip. L2$ operated at full core speed.
 
{{cache info
 
{{cache info
|l1i cache=32 KB
+
|l1i cache=32 KiB
|l1i break=1x32 KB
+
|l1i break=1x32 KiB
 
|l1i desc=2-way set associative
 
|l1i desc=2-way set associative
 
|l1i extra=
 
|l1i extra=
|l1d cache=32 KB
+
|l1d cache=32 KiB
|l1d break=1x32 KB
+
|l1d break=1x32 KiB
 
|l1d desc=2-way set associative
 
|l1d desc=2-way set associative
 
|l1d extra=
 
|l1d extra=
|l2 cache=256 KB
+
|l2 cache=256 KiB
|l2 break=1x256
+
|l2 break=1x256 KiB
 
|l2 desc=4-way set associative
 
|l2 desc=4-way set associative
 
|l2 extra=(shared)
 
|l2 extra=(shared)
Line 104: Line 104:
  
 
== Features ==
 
== Features ==
{{mpu features
+
{{x86 features
 
| mmx        = Yes
 
| mmx        = Yes
 
| emmx        = Yes
 
| emmx        = Yes

Latest revision as of 15:09, 13 December 2017

Edit Values
AMD-K6-III/433ACK
General Info
DesignerAMD
ManufacturerAMD
Model NumberAMD-K6-III/433ACK
Part NumberAMD-K6-III/433ACK
MarketMobile
IntroductionSeptember 20, 1999 (announced)
September 20, 1999 (launched)
ShopAmazon
General Specs
FamilyK6-III-P
SeriesK6-III Mobile
Frequency433 MHz
Bus typeFSB
Bus speed96.22 MHz
Bus rate96.22 MT/s
Clock multiplier4.5
CPUID591
Microarchitecture
MicroarchitectureK6-III
PlatformSuper 7
Core NameSharptooth
Core Family5
Core Model9
Core Stepping1
Process0.25 µm
Transistors21,300,000
TechnologyCMOS
Die118 mm²
Word Size32 bit
Cores1
Threads1
Max Memory4 GiB
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
Power dissipation16 W
Vcore2.0 V ± 0.1 V
VI/O3.3675 V ± 7%
Tcase0 °C – 80 °C
Tstorage-65 °C – 150 °C

AMD-K6-III/433ACK is a 32-bit x86 mobile microprocessor designed by AMD and introduced in late 1999. This MPU which was manufactured on a 0.25 µm process, based on K6-III microarchitecture, operated at 433 MHz with a bus of 96 MHz. This MPU dissipated a maximum of 16 W with a typical power dissipation of 12.6 W.

Cache[edit]

Main article: K6-III § Cache

L3$ can be 512 KiB to 2 MiB, depending on manufacturer and motherboard model. L3$ is off-chip. L2$ operated at full core speed.

Cache Info [Edit Values]
L1I$ 32 KiB
32,768 B
0.0313 MiB
1x32 KiB 2-way set associative
L1D$ 32 KiB
32,768 B
0.0313 MiB
1x32 KiB 2-way set associative
L2$ 256 KiB
0.25 MiB
262,144 B
2.441406e-4 GiB
1x256 KiB 4-way set associative (shared)

Graphics[edit]

This SoC has no integrated graphics processing unit.

Features[edit]

[Edit/Modify Supported Features]

Cog-icon-grey.svg
Supported x86 Extensions & Processor Features
MMXMMX Extension
EMMXExtended MMX Extension
3DNow!3DNow! Extension
E3DNow!Extended 3DNow! Extension
  • Auto-power down state
  • Stop clock state
  • Halt state
l1d$ description2-way set associative +
l1i$ description2-way set associative +
l2$ description4-way set associative +