From WikiChip
Difference between revisions of "amd/k6-2/k6-2-400ack"
< amd‎ | k6-2

(Created page with "{{amd title|K6-2/400ACK}} {{mpu | name = K6-2/400ACK | no image = No | image = | image size = | caption = | des...")
 
m (Bot: moving all {{mpu}} to {{chip}})
 
(8 intermediate revisions by 3 users not shown)
Line 1: Line 1:
 
{{amd title|K6-2/400ACK}}
 
{{amd title|K6-2/400ACK}}
−
{{mpu
+
{{chip
 
| name                = K6-2/400ACK
 
| name                = K6-2/400ACK
 
| no image            = No
 
| no image            = No
Line 9: Line 9:
 
| manufacturer        = AMD
 
| manufacturer        = AMD
 
| model number        = K6-2/400ACK
 
| model number        = K6-2/400ACK
−
| part number        = K6-2/400ACK
+
| part number        = AMD-K6-2/400ACK
−
| part number 1      =
 
 
| part number 2      =  
 
| part number 2      =  
 
| part number 3      =  
 
| part number 3      =  
 +
| part number 4      =
 
| market              = Mobile
 
| market              = Mobile
 
| first announced    = March 22, 1999
 
| first announced    = March 22, 1999
Line 44: Line 44:
 
| thread count        = 1
 
| thread count        = 1
 
| max cpus            = 1
 
| max cpus            = 1
−
| max memory          = 4 GB
+
| max memory          = 4 GiB
 +
 
  
−
| electrical          = Yes
 
 
| power              =  
 
| power              =  
 
| v core              = 2.0 V
 
| v core              = 2.0 V
Line 76: Line 76:
 
| socket 0 2 type    = PGA-321
 
| socket 0 2 type    = PGA-321
 
}}
 
}}
 +
'''K6-2/400ACK''' was a {{arch|32}} [[x86]] {{amd|microarchitectures/k6-2|K6-2}}-based mobile microprocessor designed and manufactured in [[1999]] by [[AMD]]. Manufactured using a [[0.25 µm process]], this MPU operated at 400 MHz with a [[FSB]] operating at 100 MHz. Note that {{\\|k6-2-400ack-66|K6-2/400ACK}} is an identical version with a bus speed of 66 MHz instead of 100.
 +
 +
== Cache ==
 +
{{main|amd/microarchitectures/k6-2#Memory_Hierarchy|l1=K6-2 § Cache}}
 +
[[L2$]] can be 512 KiB to 1 MiB, depending on manufacturer and [[motherboard]] model. L2$ is off-chip.
 +
{{cache info
 +
|l1i cache=32 KiB
 +
|l1i break=1x32 KiB
 +
|l1i desc=2-way set associative
 +
|l1i extra=
 +
|l1d cache=32 KiB
 +
|l1d break=1x32 KiB
 +
|l1d desc=2-way set associative
 +
|l1d extra=
 +
|l2 cache=
 +
|l2 break=
 +
|l2 desc=
 +
|l2 extra=
 +
|l3 cache=
 +
|l3 break=
 +
|l3 desc=
 +
|l3 extra=
 +
}}
 +
 +
== Graphics ==
 +
This SoC has no integrated graphics processing unit.
 +
 +
== Features ==
 +
{{x86 features
 +
| mmx  = true
 +
| 3dnow = true
 +
}}
 +
* Auto-power down state
 +
* Stop clock state
 +
 +
== Documents ==
 +
 +
=== DataSheet ===
 +
* [[:File:Mobile AMD-K6-2 Processor Data Sheet (May, 2000).pdf|Mobile AMD-K6-2 Processor Data Sheet]]; Publication #21896 Revision E/0, May 2000

Latest revision as of 15:08, 13 December 2017

Edit Values
K6-2/400ACK
General Info
DesignerAMD
ManufacturerAMD
Model NumberK6-2/400ACK
Part NumberAMD-K6-2/400ACK
MarketMobile
IntroductionMarch 22, 1999 (announced)
March 22, 1999 (launched)
ShopAmazon
General Specs
FamilyK6-2
SeriesK6-2 Mobile P
Frequency399.99 MHz
Bus typeFSB
Bus speed99.99 MHz
Bus rate99.99 MT/s
Clock multiplier4
CPUID58C
Microarchitecture
MicroarchitectureK6-2
PlatformSuper 7
Core NameChomper Extended
Core Family5
Core Model8
Core Stepping12
Process0.25 µm
Transistors9,300,000
TechnologyCMOS
Die81 mm²
Word Size32 bit
Cores1
Threads1
Max Memory4 GiB
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
Vcore2.0 V ± 0.1 V
VI/O3.3675 V ± 7%
Tcase0 °C – 80 °C
Tstorage-65 °C – 150 °C

K6-2/400ACK was a 32-bit x86 K6-2-based mobile microprocessor designed and manufactured in 1999 by AMD. Manufactured using a 0.25 µm process, this MPU operated at 400 MHz with a FSB operating at 100 MHz. Note that K6-2/400ACK is an identical version with a bus speed of 66 MHz instead of 100.

Cache[edit]

Main article: K6-2 § Cache

L2$ can be 512 KiB to 1 MiB, depending on manufacturer and motherboard model. L2$ is off-chip.

Cache Info [Edit Values]
L1I$ 32 KiB
32,768 B
0.0313 MiB
1x32 KiB 2-way set associative
L1D$ 32 KiB
32,768 B
0.0313 MiB
1x32 KiB 2-way set associative

Graphics[edit]

This SoC has no integrated graphics processing unit.

Features[edit]

  • Auto-power down state
  • Stop clock state

Documents[edit]

DataSheet[edit]

Retrieved from "https://en.wikichip.org/w/index.php?title=amd/k6-2/k6-2-400ack&oldid=70039"
Facts about "K6-2/400ACK - AMD"
RDF feed
base frequency399.99 MHz (0.4 GHz, 399,990 kHz) +
bus rate99.99 MT/s (0.1 GT/s, 99,990 kT/s) +
bus speed99.99 MHz (0.1 GHz, 99,990 kHz) +
bus typeFSB +
clock multiplier4 +
core count1 +
core family5 +
core model8 +
core nameChomper Extended +
core stepping12 +
core voltage2 V (20 dV, 200 cV, 2,000 mV) +
core voltage tolerance0.1 V +
cpuid58C +
designerAMD +
die area81 mm² (0.126 in², 0.81 cm², 81,000,000 µm²) +
familyK6-2 +
first announcedMarch 22, 1999 +
first launchedMarch 22, 1999 +
full page nameamd/k6-2/k6-2-400ack +
instance ofmicroprocessor +
io voltage3.368 V (33.675 dV, 336.75 cV, 3,367.5 mV) +
io voltage tolerance7% +
l1d$ description2-way set associative +
l1d$ size32 KiB (32,768 B, 0.0313 MiB) +
l1i$ description2-way set associative +
l1i$ size32 KiB (32,768 B, 0.0313 MiB) +
ldateMarch 22, 1999 +
manufacturerAMD +
market segmentMobile +
max case temperature353.15 K (80 °C, 176 °F, 635.67 °R) +
max cpu count1 +
max memory4,096 MiB (4,194,304 KiB, 4,294,967,296 B, 4 GiB, 0.00391 TiB) +
max storage temperature423.15 K (150 °C, 302 °F, 761.67 °R) +
microarchitectureK6-2 +
min case temperature273.15 K (0 °C, 32 °F, 491.67 °R) +
min storage temperature208.15 K (-65 °C, -85 °F, 374.67 °R) +
model numberK6-2/400ACK +
nameK6-2/400ACK +
part numberAMD-K6-2/400ACK +
platformSuper 7 +
process250 nm (0.25 μm, 2.5e-4 mm) +
seriesK6-2 Mobile P +
smp max ways1 +
technologyCMOS +
thread count1 +
transistor count9,300,000 +
word size32 bit (4 octets, 8 nibbles) +