From WikiChip
Difference between revisions of "amd/k6-2/k6-2-300bnz"
< amd‎ | k6-2

m (Bot: moving all {{mpu}} to {{chip}})
 
(8 intermediate revisions by 3 users not shown)
Line 1: Line 1:
 
{{amd title|AMD-K6-2/300BNZ}}
 
{{amd title|AMD-K6-2/300BNZ}}
{{mpu
+
{{chip
 
| name                = K6-2/300BNZ
 
| name                = K6-2/300BNZ
 
| no image            = No
 
| no image            = No
Line 9: Line 9:
 
| manufacturer        = AMD
 
| manufacturer        = AMD
 
| model number        = K6-2/300BNZ
 
| model number        = K6-2/300BNZ
| part number        = K6-2/300BNZ
+
| part number        = AMD-K6-2/300BNZ
| part number 1      =
 
 
| part number 2      =  
 
| part number 2      =  
 
| part number 3      =  
 
| part number 3      =  
 +
| part number 4      =
 
| market              = Mobile
 
| market              = Mobile
| first announced    = March, 1999
+
| first announced    = March 22, 1999
| first launched      = March, 1999
+
| first launched      = March 22, 1999
 
| last order          =  
 
| last order          =  
 
| last shipment      =  
 
| last shipment      =  
Line 44: Line 44:
 
| thread count        = 1
 
| thread count        = 1
 
| max cpus            = 1
 
| max cpus            = 1
| max memory          = 4 GB
+
| max memory          = 4 GiB
  
| electrical          = Yes
+
 
| power              =  
+
| power              = 10 W
 
| v core              = 1.8 V
 
| v core              = 1.8 V
 
| v core tolerance    = 0.1 V
 
| v core tolerance    = 0.1 V
Line 78: Line 78:
 
== Cache ==
 
== Cache ==
 
{{main|amd/microarchitectures/k6-2#Memory_Hierarchy|l1=K6-2 § Cache}}
 
{{main|amd/microarchitectures/k6-2#Memory_Hierarchy|l1=K6-2 § Cache}}
[[L2$]] can be 512 KB to 1 MB, depending on manufacturer and [[motherboard]] model. L2$ is off-chip.
+
[[L2$]] can be 512 KiB to 1 MiB, depending on manufacturer and [[motherboard]] model. L2$ is off-chip.
 
{{cache info
 
{{cache info
|l1i cache=32 KB
+
|l1i cache=32 KiB
|l1i break=1x32 KB
+
|l1i break=1x32 KiB
 
|l1i desc=2-way set associative
 
|l1i desc=2-way set associative
 
|l1i extra=
 
|l1i extra=
|l1d cache=32 KB
+
|l1d cache=32 KiB
|l1d break=1x32 KB
+
|l1d break=1x32 KiB
 
|l1d desc=2-way set associative
 
|l1d desc=2-way set associative
 
|l1d extra=
 
|l1d extra=
Line 102: Line 102:
  
 
== Features ==
 
== Features ==
{{mpu features
+
{{x86 features
 
| mmx  = true
 
| mmx  = true
 
| 3dnow = true
 
| 3dnow = true

Latest revision as of 15:08, 13 December 2017

Edit Values
K6-2/300BNZ
General Info
DesignerAMD
ManufacturerAMD
Model NumberK6-2/300BNZ
Part NumberAMD-K6-2/300BNZ
MarketMobile
IntroductionMarch 22, 1999 (announced)
March 22, 1999 (launched)
ShopAmazon
General Specs
FamilyK6-2
SeriesK6-2 Mobile
Frequency299.99 MHz
Bus typeFSB
Bus speed99.99 MHz
Bus rate99.99 MT/s
Clock multiplier3
CPUID58C
Microarchitecture
MicroarchitectureK6-2
PlatformSuper 7
Core NameChomper Extended
Core Family5
Core Model8
Core Stepping12
Process0.25 µm
Transistors9,300,000
TechnologyCMOS
Die81 mm²
Word Size32 bit
Cores1
Threads1
Max Memory4 GiB
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
Power dissipation10 W
Vcore1.8 V ± 0.1 V
VI/O3.3675 V ± 7%
Tcase0 °C – 85 °C
Tstorage-65 °C – 150 °C

K6-2/300BNZ was a 32-bit x86 K6-2-based mobile microprocessor designed and manufactured in 1999 by AMD. Manufactured using a 0.25 µm process, this MPU operated at 300 MHz with a FSB operating at 100 MHz.

Cache[edit]

Main article: K6-2 § Cache

L2$ can be 512 KiB to 1 MiB, depending on manufacturer and motherboard model. L2$ is off-chip.

Cache Info [Edit Values]
L1I$ 32 KiB
32,768 B
0.0313 MiB
1x32 KiB 2-way set associative
L1D$ 32 KiB
32,768 B
0.0313 MiB
1x32 KiB 2-way set associative

Graphics[edit]

This SoC has no integrated graphics processing unit.

Features[edit]

  • Auto-power down state
  • Stop clock state

Documents[edit]

DataSheet[edit]

Facts about "AMD-K6-2/300BNZ - AMD"
l1d$ description2-way set associative +
l1i$ description2-way set associative +