From WikiChip
Difference between revisions of "amd/k5/amd-k5-pr100abq"
< amd‎ | k5

m (Bot: moving all {{mpu}} to {{chip}})
 
(8 intermediate revisions by 3 users not shown)
Line 1: Line 1:
 
{{amd title|AMD-K5-PR100ABQ}}
 
{{amd title|AMD-K5-PR100ABQ}}
−
{{mpu
+
{{chip
 
| name                = AMD-K5-PR100ABQ
 
| name                = AMD-K5-PR100ABQ
−
| no image            = Yes
+
| no image            =  
−
| image              =  
+
| image              = AMD K5 PR100.jpg
 
| image size          =  
 
| image size          =  
 
| caption            =  
 
| caption            =  
Line 10: Line 10:
 
| model number        = AMD-K5-PR100ABQ
 
| model number        = AMD-K5-PR100ABQ
 
| part number        = AMD-K5-PR100ABQ
 
| part number        = AMD-K5-PR100ABQ
−
| part number 1       =  
+
| part number 2       =  
 
| market              = Desktop
 
| market              = Desktop
 
| first announced    = June 17, 1996
 
| first announced    = June 17, 1996
Line 42: Line 42:
 
| thread count        = 1
 
| thread count        = 1
 
| max cpus            = 1
 
| max cpus            = 1
−
| max memory          = 4 GB
+
| max memory          = 4 GiB
 
| max memory addr    = 0xFFFFFFFF
 
| max memory addr    = 0xFFFFFFFF
  
−
| electrical          = Yes
+
 
 
| power              = 15.8 W
 
| power              = 15.8 W
 
| v core              = 3.525 V
 
| v core              = 3.525 V
Line 77: Line 77:
 
== Cache ==
 
== Cache ==
 
{{main|amd/microarchitectures/k5#Memory_Hierarchy|l1=K5 § Cache}}
 
{{main|amd/microarchitectures/k5#Memory_Hierarchy|l1=K5 § Cache}}
−
 
 
{{cache info
 
{{cache info
−
|l1i cache=16 KB
+
|l1i cache=16 KiB
−
|l1i break=1x16 KB
+
|l1i break=1x16 KiB
 
|l1i desc=4-way set associative
 
|l1i desc=4-way set associative
 
|l1i extra=
 
|l1i extra=
−
|l1d cache=8 KB
+
|l1d cache=8 KiB
−
|l1d break=1x8 KB
+
|l1d break=1x8 KiB
 
|l1d desc=4-way set associative
 
|l1d desc=4-way set associative
 
|l1d extra=
 
|l1d extra=
Line 101: Line 100:
  
 
== Features ==  
 
== Features ==  
 +
* [[processor p-rating::P100]] [[P-Rating]]
 
* Auto-power down state
 
* Auto-power down state
 
* Stop clock state
 
* Stop clock state
 +
 +
== Gallery ==
 +
<gallery>
 +
File:Ic-photo-AMD--AMD-K5-PR100ABQ-(K5-CPU).jpg
 +
</gallery>
  
 
== See also ==
 
== See also ==
 
* {{amd|K5}}
 
* {{amd|K5}}

Latest revision as of 15:07, 13 December 2017

Edit Values
AMD-K5-PR100ABQ
AMD K5 PR100.jpg
General Info
DesignerAMD
ManufacturerAMD
Model NumberAMD-K5-PR100ABQ
Part NumberAMD-K5-PR100ABQ
MarketDesktop
IntroductionJune 17, 1996 (announced)
June 17, 1996 (launched)
ShopAmazon
General Specs
FamilyK5
SeriesSSA/5
Frequency99.99 MHz
Bus typeFSB
Bus speed66.66 MHz
Bus rate66.66 MT/s
Clock multiplier1.5
CPUID501
Microarchitecture
MicroarchitectureK5
Core NameSSA/5
Core Family5
Core Model0
Core Stepping1
Process350 nm
Transistors4,300,000
TechnologyCMOS
Die161 mm²
Word Size32 bit
Cores1
Threads1
Max Memory4 GiB
Max Address Mem0xFFFFFFFF
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
Power dissipation15.8 W
Vcore3.525 V ± 2%
Tcase0 °C – 60 °C
Tstorage-65°C – 150 °C

AMD-K5-PR100ABQ was a 32-bit x86 microprocessor developed by AMD and released in 1996. This chip was sold as Pentium 100 MHz equivalent. The processor used AMD's 2nd revision of their K5 microarchitecture, operating at 100 MHz with a TDP of 15.8 W.

Cache[edit]

Main article: K5 § Cache
Cache Info [Edit Values]
L1I$ 16 KiB
16,384 B
0.0156 MiB
1x16 KiB 4-way set associative
L1D$ 8 KiB
8,192 B
0.00781 MiB
1x8 KiB 4-way set associative

Graphics[edit]

This SoC has no integrated graphics processing unit.

Features[edit]

  • P100 P-Rating
  • Auto-power down state
  • Stop clock state

Gallery[edit]

  • Ic-photo-AMD--AMD-K5-PR100ABQ-(K5-CPU).jpg

See also[edit]

Retrieved from "https://en.wikichip.org/w/index.php?title=amd/k5/amd-k5-pr100abq&oldid=69992"
Facts about "AMD-K5-PR100ABQ - AMD"
RDF feed
base frequency99.99 MHz (0.1 GHz, 99,990 kHz) +
bus rate66.66 MT/s (0.0667 GT/s, 66,660 kT/s) +
bus speed66.66 MHz (0.0667 GHz, 66,660 kHz) +
bus typeFSB +
clock multiplier1.5 +
core count1 +
core family5 +
core model0 +
core nameSSA/5 +
core stepping1 +
core voltage3.525 V (35.25 dV, 352.5 cV, 3,525 mV) +
core voltage tolerance2% +
cpuid501 +
designerAMD +
die area161 mm² (0.25 in², 1.61 cm², 161,000,000 µm²) +
familyK5 +
first announcedJune 17, 1996 +
first launchedJune 17, 1996 +
full page nameamd/k5/amd-k5-pr100abq +
instance ofmicroprocessor +
l1d$ description4-way set associative +
l1d$ size8 KiB (8,192 B, 0.00781 MiB) +
l1i$ description4-way set associative +
l1i$ size16 KiB (16,384 B, 0.0156 MiB) +
ldateJune 17, 1996 +
main imageFile:AMD K5 PR100.jpg +
manufacturerAMD +
market segmentDesktop +
max case temperature333.15 K (60 °C, 140 °F, 599.67 °R) +
max cpu count1 +
max memory4,096 MiB (4,194,304 KiB, 4,294,967,296 B, 4 GiB, 0.00391 TiB) +
max memory address0xFFFFFFFF +
max storage temperature423.15 K (150 °C, 302 °F, 761.67 °R) +
microarchitectureK5 +
min case temperature273.15 K (0 °C, 32 °F, 491.67 °R) +
min storage temperature208.15 K (-65 °C, -85 °F, 374.67 °R) +
model numberAMD-K5-PR100ABQ +
nameAMD-K5-PR100ABQ +
part numberAMD-K5-PR100ABQ +
power dissipation15.8 W (15,800 mW, 0.0212 hp, 0.0158 kW) +
process350 nm (0.35 μm, 3.5e-4 mm) +
processor p-ratingP100 +
seriesSSA/5 +
smp max ways1 +
technologyCMOS +
thread count1 +
transistor count4,300,000 +
word size32 bit (4 octets, 8 nibbles) +