From WikiChip
Difference between revisions of "amd/duron/d900aut1b"
< amd‎ | duron

m (Bot: moving all {{mpu}} to {{chip}})
 
(12 intermediate revisions by 3 users not shown)
Line 1: Line 1:
 
{{amd title|Duron 900 (Spitfire)}}
 
{{amd title|Duron 900 (Spitfire)}}
−
{{mpu
+
{{chip
 
| name                = Duron 900
 
| name                = Duron 900
−
| no image            = Yes
+
| no image            =  
−
| image              =  
+
| image              = Ic-photo-AMD--D900AUT1B-(K7-Duron-CPU).png
−
| image size          =  
+
| image size          = 250px
 
| caption            =  
 
| caption            =  
 
| designer            = AMD
 
| designer            = AMD
Line 10: Line 10:
 
| model number        = Duron 900
 
| model number        = Duron 900
 
| part number        = D900AUT1B
 
| part number        = D900AUT1B
−
| part number 1       = D0900AUT1B
+
| part number 2       = D0900AUT1B
−
| part number 2      =
 
 
| part number 3      =  
 
| part number 3      =  
 +
| part number 4      =
 
| market              = Desktop
 
| market              = Desktop
 
| first announced    = April 2, 2001
 
| first announced    = April 2, 2001
Line 45: Line 45:
 
| thread count        = 1
 
| thread count        = 1
 
| max cpus            = 1
 
| max cpus            = 1
−
| max memory          = 4 GB
+
| max memory          = 4 GiB
 +
 
  
−
| electrical          = Yes
 
 
| power              =  
 
| power              =  
 
| v core              = 1.6 V
 
| v core              = 1.6 V
Line 79: Line 79:
 
| socket 0 type      = PGA-462
 
| socket 0 type      = PGA-462
 
}}
 
}}
−
'''Duron 900''' based on the Spitfire core was a {{arch|32}} [[x86]] [[microprocessor]] developed by [[AMD]] and introduced in 2001. This model was part of the first series of the {{amd|Duron}} family. Designed based on AMD's {{amd|microarchitecture/k7|K7}} (a {{amd|Thunderbird}}-derivative) on a [[180 nm process]], this MPU operated at 900 MHz with a bus capable of 200 MT/s with a TDP of 39.5 W.
+
'''Duron 900''' based on the {{amd|Spitfire|l=core}} core was a {{arch|32}} [[x86]] [[microprocessor]] developed by [[AMD]] and introduced in 2001. This model was part of the first series of the {{amd|Duron}} family. Designed based on AMD's {{amd|microarchitecture/k7|K7}} (a {{amd|Thunderbird}}-derivative) on a [[180 nm process]], this MPU operated at 900 MHz with a bus capable of 200 MT/s with a TDP of 39.5 W.
 +
 
 +
== Cache ==
 +
{{main|amd/microarchitectures/k7#Memory_Hierarchy|l1=K7 § Cache}}
 +
{{cache info
 +
|l1i cache=64 KiB
 +
|l1i break=1x64 KiB
 +
|l1i desc=2-way set associative
 +
|l1i extra=
 +
|l1d cache=64 KiB
 +
|l1d break=1x64 KiB
 +
|l1d desc=2-way set associative
 +
|l1d extra=
 +
|l2 cache=64 KiB
 +
|l2 break=1x64 KiB
 +
|l2 desc=16-way set associative
 +
|l2 extra=
 +
|l3 cache=
 +
|l3 break=
 +
|l3 desc=
 +
|l3 extra=
 +
}}
 +
 
 +
== Graphics ==
 +
This SoC has no integrated graphics processing unit.
 +
 
 +
== Features ==
 +
{{x86 features
 +
| em64t      =
 +
| nx          =
 +
| txt        =
 +
| tsx        =
 +
| vpro        =
 +
| ht          =
 +
| tbt1        =
 +
| tbt2        =
 +
| bpt        =
 +
| vt-x        =
 +
| vt-d        =
 +
| ept        =
 +
| mmx        = Yes
 +
| emmx        = Yes
 +
| 3dnow      = Yes
 +
| e3dnow      = Yes
 +
| sse        =
 +
| sse2        =
 +
| sse3        =
 +
| ssse3      =
 +
| sse4        =
 +
| sse4.1      =
 +
| sse4.2      =
 +
| aes        =
 +
| pclmul      =
 +
| avx        =
 +
| avx2        =
 +
| bmi        =
 +
| bmi1        =
 +
| bmi2        =
 +
| f16c        =
 +
| fma3        =
 +
| mpx        =
 +
| sgx        =
 +
| eist        =
 +
}}
 +
* [[has feature::Halt State]]
 +
* [[has feature::Sleep State]]
 +
 
 +
== Documents ==
 +
=== DataSheet ===
 +
* [[:File:AMD Duron Processor Model 3 Data Sheet (June, 2001).pdf|AMD Duron Processor Model 3 Data Sheet]]; Publication # 23802; Rev: I; Issue Date: June 2001.
 +
=== Other ===
 +
* [[:File:AMD Duron Processor Model 3 Revision Guide (October, 2003).pdf|AMD Duron Processor Model 3 Revision Guide]]; Publication # 23865; Rev: K; Issue Date: October 2003.
 +
 
 +
== Gallery ==
 +
<gallery>
 +
File:Ic-photo-AMD-D900AUT1B-(Duron).png
 +
</gallery>

Latest revision as of 15:07, 13 December 2017

Edit Values
Duron 900
Ic-photo-AMD--D900AUT1B-(K7-Duron-CPU).png
General Info
DesignerAMD
ManufacturerAMD
Model NumberDuron 900
Part NumberD900AUT1B,
D0900AUT1B
MarketDesktop
IntroductionApril 2, 2001 (announced)
April 2, 2001 (launched)
ShopAmazon
General Specs
FamilyDuron
SeriesDuron Desktop
LockedYes
Frequency900 MHz
Bus typeFSB
Bus speed100 MHz
Bus rate200 MT/s
Clock multiplier9
CPUID630
Microarchitecture
MicroarchitectureK7
Core NameSpitfire
Core Family6
Core Model3
Core Stepping0
Process180 nm
Transistors25,000,000
TechnologyCMOS
Die100 mm²
Word Size32 bit
Cores1
Threads1
Max Memory4 GiB
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
Vcore1.6 V ± 0.1 V
TDP39.5 W
Tcase0 °C – 90 °C
Tstorage-40 °C – 100 °C

Duron 900 based on the Spitfire core was a 32-bit x86 microprocessor developed by AMD and introduced in 2001. This model was part of the first series of the Duron family. Designed based on AMD's K7 (a Thunderbird-derivative) on a 180 nm process, this MPU operated at 900 MHz with a bus capable of 200 MT/s with a TDP of 39.5 W.

Cache[edit]

Main article: K7 § Cache
Cache Info [Edit Values]
L1I$ 64 KiB
65,536 B
0.0625 MiB
1x64 KiB 2-way set associative
L1D$ 64 KiB
65,536 B
0.0625 MiB
1x64 KiB 2-way set associative
L2$ 64 KiB
0.0625 MiB
65,536 B
6.103516e-5 GiB
1x64 KiB 16-way set associative

Graphics[edit]

This SoC has no integrated graphics processing unit.

Features[edit]

[Edit/Modify Supported Features]

Cog-icon-grey.svg
Supported x86 Extensions & Processor Features
MMXMMX Extension
EMMXExtended MMX Extension
3DNow!3DNow! Extension
E3DNow!Extended 3DNow! Extension
  • Halt State
  • Sleep State

Documents[edit]

DataSheet[edit]

Other[edit]

Gallery[edit]

  • Ic-photo-AMD-D900AUT1B-(Duron).png
Retrieved from "https://en.wikichip.org/w/index.php?title=amd/duron/d900aut1b&oldid=69954"
Facts about "Duron 900 (Spitfire) - AMD"
RDF feed
base frequency900 MHz (0.9 GHz, 900,000 kHz) +
bus rate200 MT/s (0.2 GT/s, 200,000 kT/s) +
bus speed100 MHz (0.1 GHz, 100,000 kHz) +
bus typeFSB +
clock multiplier9 +
core count1 +
core family6 +
core model3 +
core nameSpitfire +
core stepping0 +
core voltage1.6 V (16 dV, 160 cV, 1,600 mV) +
core voltage tolerance0.1 V +
cpuid630 +
designerAMD +
die area100 mm² (0.155 in², 1 cm², 100,000,000 µm²) +
familyDuron +
first announcedApril 2, 2001 +
first launchedApril 2, 2001 +
full page nameamd/duron/d900aut1b +
has featureHalt State + and Sleep State +
has locked clock multipliertrue +
instance ofmicroprocessor +
l1d$ description2-way set associative +
l1d$ size64 KiB (65,536 B, 0.0625 MiB) +
l1i$ description2-way set associative +
l1i$ size64 KiB (65,536 B, 0.0625 MiB) +
l2$ description16-way set associative +
l2$ size0.0625 MiB (64 KiB, 65,536 B, 6.103516e-5 GiB) +
ldateApril 2, 2001 +
main imageFile:Ic-photo-AMD--D900AUT1B-(K7-Duron-CPU).png +
manufacturerAMD +
market segmentDesktop +
max case temperature363.15 K (90 °C, 194 °F, 653.67 °R) +
max cpu count1 +
max memory4,096 MiB (4,194,304 KiB, 4,294,967,296 B, 4 GiB, 0.00391 TiB) +
max storage temperature373.15 K (100 °C, 212 °F, 671.67 °R) +
microarchitectureK7 +
min case temperature273.15 K (0 °C, 32 °F, 491.67 °R) +
min storage temperature233.15 K (-40 °C, -40 °F, 419.67 °R) +
model numberDuron 900 +
nameDuron 900 +
part numberD900AUT1B + and D0900AUT1B +
process180 nm (0.18 μm, 1.8e-4 mm) +
seriesDuron Desktop +
smp max ways1 +
tdp39.5 W (39,500 mW, 0.053 hp, 0.0395 kW) +
technologyCMOS +
thread count1 +
transistor count25,000,000 +
word size32 bit (4 octets, 8 nibbles) +