From WikiChip
Difference between revisions of "amd/am486/am486sx2-50"
< amd‎ | am486

m (Bot: switching template from {{mpu}} to a more generic {{chip}})
 
(7 intermediate revisions by 3 users not shown)
Line 1: Line 1:
 
{{amd title|Am486SX2-50}}
 
{{amd title|Am486SX2-50}}
−
{{mpu
+
{{chip
 
| name                = Am486SX2-50
 
| name                = Am486SX2-50
 
| no image            = Yes
 
| no image            = Yes
Line 10: Line 10:
 
| model number        = Am486SX2-50
 
| model number        = Am486SX2-50
 
| part number        = A80486SX2-50
 
| part number        = A80486SX2-50
−
| part number 1      =
 
 
| part number 2      =  
 
| part number 2      =  
 
| part number 3      =  
 
| part number 3      =  
 +
| part number 4      =
 
| market              = Desktop
 
| market              = Desktop
 
| first announced    =  
 
| first announced    =  
Line 25: Line 25:
 
| bus type            = FSB
 
| bus type            = FSB
 
| bus speed          = 25 MHz
 
| bus speed          = 25 MHz
−
| bus rate            =  
+
| bus rate            = 25 MT/s
 
| clock multiplier    = 2
 
| clock multiplier    = 2
 
| cpuid              =  
 
| cpuid              =  
Line 46: Line 46:
 
| thread count        =  
 
| thread count        =  
 
| max cpus            = 1
 
| max cpus            = 1
−
| max memory          = 4 GB
+
| max memory          = 4 GiB
 
| max memory addr    =  
 
| max memory addr    =  
  
−
| electrical          = Yes
 
−
| power              =
 
−
| v core              = 5 V
 
−
| v core tolerance    =
 
−
| sdp                =
 
−
| tdp                =
 
−
| ctdp down          =
 
−
| ctdp down frequency =
 
−
| ctdp up            =
 
−
| ctdp up frequency  =
 
−
| temp max            = 85 °C
 
−
| temp min            = 0 °C
 
  
−
| electrical          = Yes
 
 
| power              =  
 
| power              =  
 
| v core              = 5 V
 
| v core              = 5 V
Line 76: Line 63:
  
 
| packaging          = Yes
 
| packaging          = Yes
−
| package             = PGA-168
+
| package 0          = CPGA-168
−
| package type       = PGA
+
| package 0 type     = CPGA
−
| package pitch       =  
+
| package 0 pins      = 168
−
| package size        =  
+
| package 0 pitch     = 2.286 mm
−
| socket             = Socket 1
+
| package 0 width    = 44.069 mm
−
| socket 2           = Socket 2
+
| package 0 length    = 44.069 mm
−
| socket 3           = Socket 3
+
| package 0 height    = 3.556 mm
 +
| socket 0            = Socket 1
 +
| socket 0 type      =
 +
| socket 0 2         = Socket 2
 +
| socket 0 2 type    =
 +
| socket 0 3         = Socket 3
 +
| socket 0 3 type    =
 
}}
 
}}
 
'''Am486SX2-50''' was an {{intel|80486}}-compatible microprocessor introduced by [[AMD]] in early 1994. This processor has a clock multiplier of 2 with a core frequency of 50 MHz and a bus frequency of 25 MHz. As with the rest of the 486SX series, this MPU does not have a functional [[FPU]] on-die.
 
'''Am486SX2-50''' was an {{intel|80486}}-compatible microprocessor introduced by [[AMD]] in early 1994. This processor has a clock multiplier of 2 with a core frequency of 50 MHz and a bus frequency of 25 MHz. As with the rest of the 486SX series, this MPU does not have a functional [[FPU]] on-die.
Line 89: Line 82:
 
{{main|intel/microarchitectures/80486#Memory_Hierarchy|l1=80486 § Cache}}
 
{{main|intel/microarchitectures/80486#Memory_Hierarchy|l1=80486 § Cache}}
 
{{cache info
 
{{cache info
−
|l1 cache=8 KB
+
|l1 cache=8 KiB
−
|l1 break=1x8 KB
+
|l1 break=1x8 KiB
 
|l1 desc=4-way set associative
 
|l1 desc=4-way set associative
 
|l1 extra=(unified, write-through policy)
 
|l1 extra=(unified, write-through policy)

Latest revision as of 14:19, 13 December 2017

Edit Values
Am486SX2-50
General Info
DesignerAMD
ManufacturerAMD
Model NumberAm486SX2-50
Part NumberA80486SX2-50
MarketDesktop
IntroductionFebruary 1994 (launched)
ShopAmazon
General Specs
FamilyAm486
SeriesAm486SX2
Frequency50 MHz
Bus typeFSB
Bus speed25 MHz
Bus rate25 MT/s
Clock multiplier2
Microarchitecture
Microarchitecture80486
Core Name486SX2
Process700 nm
Transistors900,000
TechnologyCMOS
Word Size32 bit
Cores1
Max Memory4 GiB
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
Vcore5 V
OP Temperature0 °C – 85 °C

Am486SX2-50 was an 80486-compatible microprocessor introduced by AMD in early 1994. This processor has a clock multiplier of 2 with a core frequency of 50 MHz and a bus frequency of 25 MHz. As with the rest of the 486SX series, this MPU does not have a functional FPU on-die.

Cache[edit]

Main article: 80486 § Cache
Cache Info [Edit Values]
L1$ 8 KiB
8,192 B
0.00781 MiB
1x8 KiB 4-way set associative (unified, write-through policy)

Graphics[edit]

This chip had no integrated graphics processing unit.

See also[edit]

Retrieved from "https://en.wikichip.org/w/index.php?title=amd/am486/am486sx2-50&oldid=69359"
Facts about "Am486SX2-50 - AMD"
RDF feed
base frequency50 MHz (0.05 GHz, 50,000 kHz) +
bus rate25 MT/s (0.025 GT/s, 25,000 kT/s) +
bus speed25 MHz (0.025 GHz, 25,000 kHz) +
bus typeFSB +
clock multiplier2 +
core count1 +
core name486SX2 +
core voltage5 V (50 dV, 500 cV, 5,000 mV) +
designerAMD +
familyAm486 +
first launchedFebruary 1994 +
full page nameamd/am486/am486sx2-50 +
instance ofmicroprocessor +
l1$ description4-way set associative +
l1$ size8 KiB (8,192 B, 0.00781 MiB) +
ldateFebruary 1994 +
manufacturerAMD +
market segmentDesktop +
max cpu count1 +
max memory4,096 MiB (4,194,304 KiB, 4,294,967,296 B, 4 GiB, 0.00391 TiB) +
max operating temperature85 °C +
microarchitecture80486 +
min operating temperature0 °C +
model numberAm486SX2-50 +
nameAm486SX2-50 +
part numberA80486SX2-50 +
process700 nm (0.7 μm, 7.0e-4 mm) +
seriesAm486SX2 +
smp max ways1 +
technologyCMOS +
transistor count900,000 +
word size32 bit (4 octets, 8 nibbles) +