From WikiChip
Difference between revisions of "Template:risc-v isa main"

Line 4: Line 4:
 
* {{risc-v|History}}
 
* {{risc-v|History}}
 
* {{risc-v|list of processor families|Families}}
 
* {{risc-v|list of processor families|Families}}
−
<div class="header">Base Variants<small style="float: right;">({{risc-v|integer base|base}})</small></div>
+
<div class="header">Base Variants<small style="float: right;">({{risc-v|i|base}})</small></div>
 
* {{risc-v|RV32I}}
 
* {{risc-v|RV32I}}
 
* {{risc-v|RV32E}}
 
* {{risc-v|RV32E}}
Line 17: Line 17:
 
* {{risc-v|F}}
 
* {{risc-v|F}}
 
* {{risc-v|G}}
 
* {{risc-v|G}}
 +
* {{risc-v|I}}
 
* {{risc-v|J}}
 
* {{risc-v|J}}
 
* {{risc-v|L}}
 
* {{risc-v|L}}

Revision as of 23:48, 11 December 2017

RISC-V
Instruction Set Architecture
General
Base Variants(base)
Standard Extensions(all)
Topics

v · d · e

Retrieved from "https://en.wikichip.org/w/index.php?title=Template:risc-v_isa_main&oldid=69111"