From WikiChip
Difference between revisions of "intel/microarchitectures/mckinley"
(One intermediate revision by one other user not shown) | |||
Line 9: | Line 9: | ||
|cores=1 | |cores=1 | ||
|cores 2=2 | |cores 2=2 | ||
+ | |isa=IA-64 | ||
+ | |||
|type=<!-- e.g. "Superscalar" --> | |type=<!-- e.g. "Superscalar" --> | ||
|speculative=<!-- Yes or No only --> | |speculative=<!-- Yes or No only --> | ||
Line 22: | Line 24: | ||
|cache=<!-- yes for cache info --> | |cache=<!-- yes for cache info --> | ||
|core names=<!-- Yes if specify --> | |core names=<!-- Yes if specify --> | ||
− | + | ||
}} | }} | ||
'''McKinley''' was an [[Itanium]] microarchitecture designed by [[Intel]] as a successor to {{\\|Merced}}. | '''McKinley''' was an [[Itanium]] microarchitecture designed by [[Intel]] as a successor to {{\\|Merced}}. |
Latest revision as of 18:56, 30 November 2017
Edit Values | |
McKinley µarch | |
General Info | |
Arch Type | CPU |
Designer | Intel |
Manufacturer | Intel |
Introduction | July 8, 2002 |
Process | 180 nm |
Core Configs | 1, 2 |
Instructions | |
ISA | IA-64 |
Succession | |
McKinley was an Itanium microarchitecture designed by Intel as a successor to Merced.
Facts about "McKinley - Microarchitectures - Intel"
codename | McKinley + |
core count | 1 + and 2 + |
designer | Intel + |
first launched | July 8, 2002 + |
full page name | intel/microarchitectures/mckinley + |
instance of | microarchitecture + |
instruction set architecture | IA-64 + |
manufacturer | Intel + |
microarchitecture type | CPU + |
name | McKinley + |
process | 180 nm (0.18 μm, 1.8e-4 mm) + |