From WikiChip
Difference between revisions of "intel/microarchitectures/p5"
< intel‎ | microarchitectures

 
(3 intermediate revisions by 2 users not shown)
Line 8: Line 8:
 
| phase-out        = October, 1995
 
| phase-out        = October, 1995
 
| process          = 600 nm
 
| process          = 600 nm
 +
|isa=x86-32
  
 
| succession      = Yes
 
| succession      = Yes
Line 17: Line 18:
 
[[File:Pentium Processor with MMX Technology.jpg|right|300px]]
 
[[File:Pentium Processor with MMX Technology.jpg|right|300px]]
 
'''P5''' was the [[microarchitecture]] for [[Intel]]'s for {{intel|Pentium}} line of microprocessors as a successor to the {{\\|80486}}. Introduced in 1993, P5 was manufactured using [[600 nm process]]. In late 1995 P5 was succeeded by {{\\|P6}}.
 
'''P5''' was the [[microarchitecture]] for [[Intel]]'s for {{intel|Pentium}} line of microprocessors as a successor to the {{\\|80486}}. Introduced in 1993, P5 was manufactured using [[600 nm process]]. In late 1995 P5 was succeeded by {{\\|P6}}.
 +
 +
== Die Shot ==
 +
* [[600 nm process]]
 +
* 3,100,000 transistors
 +
[[File:pentium die shot.png|600px]]

Latest revision as of 18:34, 30 November 2017

Edit Values
P5 µarch
General Info
Arch TypeCPU
DesignerIntel
ManufacturerIntel
IntroductionApril, 1993
Phase-outOctober, 1995
Process600 nm
Instructions
ISAx86-32
Succession
Pentium Processor with MMX Technology.jpg

P5 was the microarchitecture for Intel's for Pentium line of microprocessors as a successor to the 80486. Introduced in 1993, P5 was manufactured using 600 nm process. In late 1995 P5 was succeeded by P6.

Die Shot[edit]

pentium die shot.png

codenameP5 +
designerIntel +
first launchedApril 1993 +
full page nameintel/microarchitectures/p5 +
instance ofmicroarchitecture +
instruction set architecturex86-32 +
manufacturerIntel +
microarchitecture typeCPU +
nameP5 +
phase-outOctober 1995 +
process600 nm (0.6 μm, 6.0e-4 mm) +