Revision as of 11:19, 15 September 2017

Goldmont

?> Hello World! <?

Re "Goldmont" article. You stuffed all my edits under "latency", even though most of them are about throughput. Throughput != latency. — Preceding unsigned comment added by 213.175.37.10 (talk • contribs)

Yup my bad. It should've been throughput. I've changed it accordingly. --At32Hz (talk) 09:51, 27 October 2016 (EDT)

14 nm

"14nm lithography article" You reverted my edit about the sram density, while the Intel slide in the article clearly states that the sram density is higher than that of a logic tall cell. So do you claim the slide is wrong, or do i miss something obvious? — Preceding unsigned comment added by Nible (talk • contribs) 09:20, Jun 17, 2005 (UTC)

Yea my mistake, I reverted it. I was going through new 14/7nm process info and mixed up some stuff. My bad. --At32Hz (talk) 18:01, 20 July 2017 (EDT)

Intel SoC diagrams

Hey, can you switch the Intel diagrams to correctly correspond to how the cache layout changes in Skylake & Kaby? As they shifted to the sides.--David (talk) 23:24, 7 September 2017 (EDT)

Also Sandy Bridge could use one such diagram as well! --David (talk) 23:25, 7 September 2017 (EDT)

Sure thing! --At32Hz (talk) 23:11, 8 September 2017 (EDT)

Please update non-AVX frequencies for 6146

I'm not at liberty to share the information, but I have an Intel document with frequencies for the Intel Xeon Gold 6146 processor. They differ from what is at intel/xeon_gold/6146#Frequencies. Discrepancies are for some of the non-AVX frequencies; my data for both sets of AVX frequencies are the same as yours. From the edit history for that page, it appears that you entered those frequencies. Would you please check your sources and update the frequencies as appropriate? Thanks!