From WikiChip
Difference between revisions of "intel/xeon w/w-2175"
< intel‎ | xeon w

Line 33: Line 33:
 
|package module 1={{packages/intel/fclga-2066}}
 
|package module 1={{packages/intel/fclga-2066}}
 
}}
 
}}
−
'''W-2175''' is a {{arch|64}} [[14-core]] [[x86]] enterprise performance workstation microprocessor introduced by [[Intel]] in [[2017]]. This processors, which is fabricated on an enhanced [[14 nm process|14nm+ process]] based on the {{intel|Skylake (server)|Skylake}} server microarchitecture, operates at ? GHz with a [[TDP]] of 140 W and a {{intel|turbo boost}} frequency of up to ? GHz. This chip supports up to 512 GiB of hexa-channel DDR4-2666 ECC memory.
+
'''W-2175''' is a {{arch|64}} [[14-core]] [[x86]] enterprise performance workstation microprocessor introduced by [[Intel]] in [[2017]]. This processors, which is fabricated on an enhanced [[14 nm process|14nm+ process]] based on the {{intel|Skylake (server)|Skylake}} server microarchitecture, operates at ? GHz with a [[TDP]] of 140 W and a {{intel|turbo boost}} frequency of up to ? GHz. This chip supports up to 512 GiB of quad-channel DDR4-2666 ECC memory.
  
 
== Cache ==
 
== Cache ==
Line 54: Line 54:
 
|l3 desc=11-way set associative
 
|l3 desc=11-way set associative
 
|l3 policy=write-back
 
|l3 policy=write-back
 +
}}
 +
 +
== Memory controller ==
 +
{{memory controller
 +
|type=DDR4-2666
 +
|ecc=Yes
 +
|max mem=512 GiB
 +
|controllers=2
 +
|channels=4
 +
|max bandwidth=79.47 GiB/s
 +
|bandwidth schan=19.87 GiB/s
 +
|bandwidth dchan=39.74 GiB/s
 +
|bandwidth qchan=79.47 GiB/s
 
}}
 
}}

Revision as of 09:35, 31 August 2017

Template:mpu W-2175 is a 64-bit 14-core x86 enterprise performance workstation microprocessor introduced by Intel in 2017. This processors, which is fabricated on an enhanced 14nm+ process based on the Skylake server microarchitecture, operates at ? GHz with a TDP of 140 W and a turbo boost frequency of up to ? GHz. This chip supports up to 512 GiB of quad-channel DDR4-2666 ECC memory.

Cache

Main article: Skylake § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$896 KiB
917,504 B
0.875 MiB
L1I$448 KiB
458,752 B
0.438 MiB
14x32 KiB8-way set associative 
L1D$448 KiB
458,752 B
0.438 MiB
14x32 KiB8-way set associativewrite-back
L2$14 MiB
14,336 KiB
14,680,064 B
0.0137 GiB
  14x1 MiB16-way set associativewrite-back
L3$19.25 MiB
19,712 KiB
20,185,088 B
0.0188 GiB
  14x1.375 MiB11-way set associativewrite-back

Memory controller

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeDDR4-2666
Supports ECCYes
Max Mem512 GiB
Controllers2
Channels4
Max Bandwidth79.47 GiB/s
81,377.28 MiB/s
85.33 GB/s
85,330.263 MB/s
0.0776 TiB/s
0.0853 TB/s
Bandwidth
Single 19.87 GiB/s
Double 39.74 GiB/s
Quad 79.47 GiB/s
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/xeon_w/w-2175&oldid=62824"
Facts about "Xeon W-2175 - Intel"
RDF feed
has ecc memory supporttrue +
l1$ size896 KiB (917,504 B, 0.875 MiB) +
l1d$ description8-way set associative +
l1d$ size448 KiB (458,752 B, 0.438 MiB) +
l1i$ description8-way set associative +
l1i$ size448 KiB (458,752 B, 0.438 MiB) +
l2$ description16-way set associative +
l2$ size14 MiB (14,336 KiB, 14,680,064 B, 0.0137 GiB) +
l3$ description11-way set associative +
l3$ size19.25 MiB (19,712 KiB, 20,185,088 B, 0.0188 GiB) +
max memory bandwidth79.47 GiB/s (81,377.28 MiB/s, 85.33 GB/s, 85,330.263 MB/s, 0.0776 TiB/s, 0.0853 TB/s) +
max memory channels4 +
supported memory typeDDR4-2666 +