From WikiChip
Difference between revisions of "intel/atom/c3830"
(→Expansions) |
|||
Line 95: | Line 95: | ||
|hsio lanes=12 | |hsio lanes=12 | ||
}} | }} | ||
+ | }} | ||
+ | |||
+ | == Networking == | ||
+ | {{network | ||
+ | |eth opts=Yes | ||
+ | |10ge=Yes | ||
+ | |10ge ports=2 | ||
}} | }} | ||
Revision as of 02:48, 17 August 2017
Template:mpu Atom C3830 is a 64-bit dodeca-core ultra-low power x86 microserver system on a chip introduced by Intel in 2017. The C3830, which is manufactured on a 14 nm process, is based on the Goldmont microarchitecture. This chip operates at 1.9 GHz with a TDP of 21 W and a turbo boost frequency of up to 2.3 GHz. The C3830 supports up to 256 GiB of dual-channel DDR4-2133 ECC memory. This model is part of Denverton's Server and Cloud Storage SKUs.
Cache
- Main article: Goldmont § Cache
![]() |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||
|
Memory controller
![]() |
Integrated Memory Controller
|
|||||||||||||
|
Expansions
This chip incorporates 12 high-speed I/O (HSIO) lanes that may be configured as any combination of the following:
![]() |
Expansion Options |
|||||||||
|
Networking
![]() |
Networking
|
|||
|
Features
[Edit/Modify Supported Features]
![]() |
Supported x86 Extensions & Processor Features
|
|||||||||||||||||||||||||||||||||||||||||||||||||
|
Facts about "Atom C3830 - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Atom C3830 - Intel#pcie + |
has ecc memory support | true + |
has extended page tables support | true + |
has feature | Advanced Encryption Standard Instruction Set Extension +, Turbo Boost Technology 2.0 +, Enhanced SpeedStep Technology +, Intel VT-x +, Intel VT-d +, Extended Page Tables + and Memory Protection Extensions + |
has intel enhanced speedstep technology | true + |
has intel turbo boost technology 2 0 | true + |
has intel vt-d technology | true + |
has intel vt-x technology | true + |
has second level address translation support | true + |
has x86 advanced encryption standard instruction set extension | true + |
l1$ size | 672 KiB (688,128 B, 0.656 MiB) + |
l1d$ description | 6-way set associative + |
l1d$ size | 288 KiB (294,912 B, 0.281 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 384 KiB (393,216 B, 0.375 MiB) + |
l2$ description | 16-way set associative + |
l2$ size | 12 MiB (12,288 KiB, 12,582,912 B, 0.0117 GiB) + |
max hsio lanes | 12 + |
max memory bandwidth | 31.79 GiB/s (32,552.96 MiB/s, 34.134 GB/s, 34,134.253 MB/s, 0.031 TiB/s, 0.0341 TB/s) + |
max memory channels | 2 + |
max usb ports | 8 + |
part of | Server and Cloud Storage SKUs + |
supported memory type | DDR3L-1600 + and DDR4-2133 + |
x86/has memory protection extensions | true + |