From WikiChip
Difference between revisions of "intel/atom/c3750"
m (test with new template) |
|||
Line 77: | Line 77: | ||
{{expansions main | {{expansions main | ||
| | | | ||
− | {{expansions entry}} | + | {{expansions entry |
+ | |type=PCIe | ||
+ | |pcie revision=3.0 | ||
+ | |pcie lanes=12 | ||
+ | |pcie config=x8 | ||
+ | |pcie config 2=x4 | ||
+ | |pcie config 3=x2 | ||
+ | }} | ||
}} | }} | ||
Revision as of 22:03, 16 August 2017
Template:mpu Atom C3750 is a 64-bit octa-core ultra-low power x86 microserver system on a chip introduced by Intel in 2017. The C3750, which is manufactured on a 14 nm process, is based on the Goldmont microarchitecture. This chip operates at 2.2 GHz with a TDP of 21 W and a turbo boost frequency of up to 2.4 GHz. The C3750 supports up to a dual-channel of 256 GiB of DDR4-2133 ECC memory. This model is part of Denverton's Server and Cloud Storage SKUs.
Contents
Cache
- Main article: Goldmont § Cache
![]() |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||
|
Memory controller
![]() |
Integrated Memory Controller
|
|||||||||||||
|
Expansions
![]() |
Expansion Options |
||||
|
Features
[Edit/Modify Supported Features]
![]() |
Supported x86 Extensions & Processor Features
|
|||||||||||||||||||||||||||||||||||||||||||||||||
|
Facts about "Atom C3750 - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Atom C3750 - Intel#pcie + |
has ecc memory support | true + |
has extended page tables support | true + |
has feature | Advanced Encryption Standard Instruction Set Extension +, Turbo Boost Technology 2.0 +, Enhanced SpeedStep Technology +, Intel VT-x +, Intel VT-d +, Extended Page Tables + and Memory Protection Extensions + |
has intel enhanced speedstep technology | true + |
has intel turbo boost technology 2 0 | true + |
has intel vt-d technology | true + |
has intel vt-x technology | true + |
has second level address translation support | true + |
has x86 advanced encryption standard instruction set extension | true + |
l1$ size | 448 KiB (458,752 B, 0.438 MiB) + |
l1d$ description | 6-way set associative + |
l1d$ size | 192 KiB (196,608 B, 0.188 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 256 KiB (262,144 B, 0.25 MiB) + |
l2$ description | 16-way set associative + |
l2$ size | 16 MiB (16,384 KiB, 16,777,216 B, 0.0156 GiB) + |
max memory bandwidth | 31.79 GiB/s (32,552.96 MiB/s, 34.134 GB/s, 34,134.253 MB/s, 0.031 TiB/s, 0.0341 TB/s) + |
max memory channels | 2 + |
part of | Server and Cloud Storage SKUs + |
supported memory type | DDR3L-1600 + and DDR4-2133 + |
x86/has memory protection extensions | true + |