From WikiChip
Difference between revisions of "intel/xeon gold/5117"
< intel‎ | xeon gold

Line 175: Line 175:
 
{{see also|intel/frequency_behavior|l1=Intel's CPU Frequency Behavior}}
 
{{see also|intel/frequency_behavior|l1=Intel's CPU Frequency Behavior}}
 
{{frequency table
 
{{frequency table
−
|freq_base=2,200 MHz
+
|freq_base=2,000 MHz
−
|freq_1=3,200 MHz
+
|freq_1=2,800 MHz
−
|freq_2=3,200 MHz
+
|freq_2=2,800 MHz
−
|freq_3=3,000 MHz
+
|freq_3=2,600 MHz
−
|freq_4=3,000 MHz
+
|freq_4=2,600 MHz
−
|freq_5=2,900 MHz
+
|freq_5=2,500 MHz
−
|freq_6=2,900 MHz
+
|freq_6=2,500 MHz
−
|freq_7=2,900 MHz
+
|freq_7=2,500 MHz
−
|freq_8=2,900 MHz
+
|freq_8=2,500 MHz
−
|freq_9=2,700 MHz
+
|freq_9=2,400 MHz
−
|freq_10=2,700 MHz
+
|freq_10=2,400 MHz
−
|freq_11=2,700 MHz
+
|freq_11=2,400 MHz
−
|freq_12=2,700 MHz
+
|freq_12=2,400 MHz
−
|freq_13=2,600 MHz
+
|freq_13=2,300 MHz
−
|freq_14=2,600 MHz
+
|freq_14=2,300 MHz
−
|freq_avx2_base=1,800 MHz
+
|freq_avx2_base=1,300 MHz
−
|freq_avx2_1=3,100 MHz
+
|freq_avx2_1=2,800 MHz
−
|freq_avx2_2=3,100 MHz
+
|freq_avx2_2=2,800 MHz
−
|freq_avx2_3=2,900 MHz
+
|freq_avx2_3=2,500 MHz
−
|freq_avx2_4=2,900 MHz
+
|freq_avx2_4=2,500 MHz
−
|freq_avx2_5=2,700 MHz
+
|freq_avx2_5=1,900 MHz
−
|freq_avx2_6=2,700 MHz
+
|freq_avx2_6=1,900 MHz
−
|freq_avx2_7=2,700 MHz
+
|freq_avx2_7=1,900 MHz
−
|freq_avx2_8=2,700 MHz
+
|freq_avx2_8=1,900 MHz
−
|freq_avx2_9=2,300 MHz
+
|freq_avx2_9=1,600 MHz
−
|freq_avx2_10=2,300 MHz
+
|freq_avx2_10=1,600 MHz
−
|freq_avx2_11=2,300 MHz
+
|freq_avx2_11=1,600 MHz
−
|freq_avx2_12=2,300 MHz
+
|freq_avx2_12=1,600 MHz
−
|freq_avx2_13=2,200 MHz
+
|freq_avx2_13=1,600 MHz
−
|freq_avx2_14=2,200 MHz
+
|freq_avx2_14=1,600 MHz
−
|freq_avx512_base=1,200 MHz
+
|freq_avx512_base=1,100 MHz
−
|freq_avx512_1=2,900 MHz
+
|freq_avx512_1=2,800 MHz
−
|freq_avx512_2=2,900 MHz
+
|freq_avx512_2=2,800 MHz
−
|freq_avx512_3=2,500 MHz
+
|freq_avx512_3=2,200 MHz
−
|freq_avx512_4=2,500 MHz
+
|freq_avx512_4=2,200 MHz
−
|freq_avx512_5=1,900 MHz
+
|freq_avx512_5=1,700 MHz
−
|freq_avx512_6=1,900 MHz
+
|freq_avx512_6=1,700 MHz
−
|freq_avx512_7=1,900 MHz
+
|freq_avx512_7=1,700 MHz
−
|freq_avx512_8=1,900 MHz
+
|freq_avx512_8=1,700 MHz
−
|freq_avx512_9=1,600 MHz
+
|freq_avx512_9=1,400 MHz
−
|freq_avx512_10=1,600 MHz
+
|freq_avx512_10=1,400 MHz
−
|freq_avx512_11=1,600 MHz
+
|freq_avx512_11=1,400 MHz
−
|freq_avx512_12=1,600 MHz
+
|freq_avx512_12=1,400 MHz
−
|freq_avx512_13=1,600 MHz
+
|freq_avx512_13=1,400 MHz
−
|freq_avx512_14=1,600 MHz
+
|freq_avx512_14=1,400 MHz
 
}}
 
}}

Revision as of 22:18, 17 July 2017

Template:mpu Xeon Gold 5117 is a 64-bit tetradeca-core x86 multi-socket high performance server microprocessor introduced by Intel in mid-2017. This chip supports up to 4-way multiprocessing. The Gold 5117, which is based on the server configuration of the Skylake microarchitecture and is manufactured on a 14 nm+ process, sports 1 AVX-512 FMA unit as well as three Ultra Path Interconnect links. This microprocessor, which operates at 2 GHz with a TDP of 105 W and a turbo boost frequency of up to 2.3 GHz, supports up 768 GiB of hexa-channel DDR4-2400 ECC memory.

Cache

Main article: Skylake § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$896 KiB
917,504 B
0.875 MiB
L1I$448 KiB
458,752 B
0.438 MiB
14x32 KiB8-way set associative 
L1D$448 KiB
458,752 B
0.438 MiB
14x32 KiB8-way set associativewrite-back
L2$14 MiB
14,336 KiB
14,680,064 B
0.0137 GiB
  14x1 MiB16-way set associativewrite-back
L3$19.25 MiB
19,712 KiB
20,185,088 B
0.0188 GiB
  14x1.375 MiB11-way set associativewrite-back

Memory controller

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeDDR4-2400
Supports ECCYes
Max Mem768 GiB
Controllers2
Channels6
Max Bandwidth107.3 GiB/s
109,875.2 MiB/s
115.212 GB/s
115,212.498 MB/s
0.105 TiB/s
0.115 TB/s
Bandwidth
Single 17.88 GiB/s
Double 35.76 GiB/s
Quad 71.53 GiB/s
Hexa 107.3 GiB/s

Expansions

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
PCIe
Revision3.0
Max Lanes48
Configsx16, x8, x4


Features

[Edit/Modify Supported Features]

Cog-icon-grey.svg
Supported x86 Extensions & Processor Features
MMXMMX Extension
EMMXExtended MMX Extension
SSEStreaming SIMD Extensions
SSE2Streaming SIMD Extensions 2
SSE3Streaming SIMD Extensions 3
SSSE3Supplemental SSE3
SSE4.1Streaming SIMD Extensions 4.1
SSE4.2Streaming SIMD Extensions 4.2
AVXAdvanced Vector Extensions
AVX2Advanced Vector Extensions 2
AVX-512Advanced Vector 512-bit
AVX512FAVX-512 Foundation
AVX512CDAVX-512 Conflict Detection
AVX512BWAVX-512 Byte and Word
AVX512DQAVX-512 Doubleword and Quadword Instructions
AVX512VLAVX-512 Vector Length
ABMAdvanced Bit Manipulation
BMI1Bit Manipulation Instruction Set 1
BMI2Bit Manipulation Instruction Set 2
FMA33-Operand Fused-Multiply-Add
AESAES Encryption Instructions
RdRandHardware RNG
ADXMulti-Precision Add-Carry
CLMULCarry-less Multiplication Extension
F16C16-bit Floating Point Conversion
x86-1616-bit x86
x86-3232-bit x86
x86-6464-bit x86
RealReal Mode
ProtectedProtected Mode
SMMSystem Management Mode
FPUIntegrated x87 FPU
NXNo-eXecute
HTHyper-Threading
TBT 2.0Turbo Boost Technology 2.0
EISTEnhanced SpeedStep Technology
SSTSpeed Shift Technology
TXTTrusted Execution Technology (SMX)
vProIntel vPro
VT-xVT-x (Virtualization)
EPTExtended Page Tables (SLAT)
TSXTransactional Synchronization Extensions
VMDVolume Management Device
NMNode Manager
KPTKey Protection Technology
PTTPlatform Trust Technology
MBE CtrlMode-Based Execute Control

Frequencies

See also: Intel's CPU Frequency Behavior

[Modify Frequency Info]

ModeBaseTurbo Frequency/Active Cores
1234567891011121314
Normal2,000 MHz2,800 MHz2,800 MHz2,600 MHz2,600 MHz2,500 MHz2,500 MHz2,500 MHz2,500 MHz2,400 MHz2,400 MHz2,400 MHz2,400 MHz2,300 MHz2,300 MHz
AVX21,300 MHz2,800 MHz2,800 MHz2,500 MHz2,500 MHz1,900 MHz1,900 MHz1,900 MHz1,900 MHz1,600 MHz1,600 MHz1,600 MHz1,600 MHz1,600 MHz1,600 MHz
AVX5121,100 MHz2,800 MHz2,800 MHz2,200 MHz2,200 MHz1,700 MHz1,700 MHz1,700 MHz1,700 MHz1,400 MHz1,400 MHz1,400 MHz1,400 MHz1,400 MHz1,400 MHz
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/xeon_gold/5117&oldid=55227"
Facts about "Xeon Gold 5117 - Intel"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Xeon Gold 5117 - Intel#io +
has advanced vector extensionstrue +
has advanced vector extensions 2true +
has advanced vector extensions 512true +
has ecc memory supporttrue +
has extended page tables supporttrue +
has featureAdvanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Vector Extensions 512 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Enhanced SpeedStep Technology +, Speed Shift Technology +, Trusted Execution Technology +, Intel vPro Technology +, Intel VT-x +, Extended Page Tables + and Transactional Synchronization Extensions +
has intel enhanced speedstep technologytrue +
has intel speed shift technologytrue +
has intel trusted execution technologytrue +
has intel turbo boost technology 2 0true +
has intel vpro technologytrue +
has intel vt-x technologytrue +
has second level address translation supporttrue +
has simultaneous multithreadingtrue +
has transactional synchronization extensionstrue +
has x86 advanced encryption standard instruction set extensiontrue +
l1$ size896 KiB (917,504 B, 0.875 MiB) +
l1d$ description8-way set associative +
l1d$ size448 KiB (458,752 B, 0.438 MiB) +
l1i$ description8-way set associative +
l1i$ size448 KiB (458,752 B, 0.438 MiB) +
l2$ description16-way set associative +
l2$ size14 MiB (14,336 KiB, 14,680,064 B, 0.0137 GiB) +
l3$ description11-way set associative +
l3$ size19.25 MiB (19,712 KiB, 20,185,088 B, 0.0188 GiB) +
max memory bandwidth107.3 GiB/s (109,875.2 MiB/s, 115.212 GB/s, 115,212.498 MB/s, 0.105 TiB/s, 0.115 TB/s) +
max memory channels6 +
max pcie lanes48 +
supported memory typeDDR4-2400 +