From WikiChip
Difference between revisions of "vti/vl86cx/vy86c710a2"
< vti‎ | vl86cx

Line 10: Line 10:
 
|market=Embedded
 
|market=Embedded
 
|market 2=Desktop
 
|market 2=Desktop
−
|first launched=1994
+
|first launched=1995
 
|release price=
 
|release price=
 
|family=VL86Cx
 
|family=VL86Cx
Line 37: Line 37:
 
|package module 1={{packages/vti/tqfp-144}}
 
|package module 1={{packages/vti/tqfp-144}}
 
}}
 
}}
−
'''VY86C710A2''' is a {{arch|32}} [[ARM]] microprocessor designed by [[arm holdings|ARM]] and introduce by [[vti|VTI]] in [[1994]]. This processor is based on the {{armh|ARM7|l=arch}} microarchitecture ({{armh|ARM710|l=core}} core) and is manufactured on [[VLSI Technology|VLSI]]'s [[0.5 µm process]] and operating at 28 MHz.  
+
'''VY86C710A2''' is a {{arch|32}} [[ARM]] microprocessor designed by [[arm holdings|ARM]] and introduce by [[vti|VTI]] in [[1995]]. This processor is based on the {{armh|ARM7|l=arch}} microarchitecture ({{armh|ARM710|l=core}} core) and is manufactured on [[VLSI Technology|VLSI]]'s [[0.5 µm process]] and operating at 28 MHz.  
  
 
According to ARM, this processor had the performance of 23 Dhrystone (2.2) MIPS for a 219 DMIPS/Watt.
 
According to ARM, this processor had the performance of 23 Dhrystone (2.2) MIPS for a 219 DMIPS/Watt.

Revision as of 16:48, 1 July 2017

Template:mpu VY86C710A2 is a 32-bit ARM microprocessor designed by ARM and introduce by VTI in 1995. This processor is based on the ARM7 microarchitecture (ARM710 core) and is manufactured on VLSI's 0.5 µm process and operating at 28 MHz.

According to ARM, this processor had the performance of 23 Dhrystone (2.2) MIPS for a 219 DMIPS/Watt.

Cache

Main article: ARM7 § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$8 KiB
8,192 B
0.00781 MiB
  1x8 KiB64-way set associativewrite-through

Documents

Retrieved from "https://en.wikichip.org/w/index.php?title=vti/vl86cx/vy86c710a2&oldid=49922"
Facts about "VY86C710A2 - VTI"
RDF feed
l1$ description64-way set associative +
l1$ size8 KiB (8,192 B, 0.00781 MiB) +