From WikiChip
Difference between revisions of "pezy/pezy-scx/pezy-sc4"
< pezy‎ | pezy-scx

Line 1: Line 1:
 
{{pezy title|PEZY-SC4}}
 
{{pezy title|PEZY-SC4}}
 +
{{mpu
 +
|future=Yes
 +
|name=PEZY-SC4
 +
|no image=Yes
 +
|designer=PEZY
 +
|manufacturer=TSMC
 +
|model number=PEZY-SC2
 +
|market=Supercomputer
 +
|first announced=2016
 +
|first launched=2020
 +
|frequency=1,600 MHz
 +
|process=5 nm
 +
|technology=CMOS
 +
|die area=740 mm²
 +
|core count=16,192
 +
|power=640 W
 +
|v core=0.55 V
 +
}}
 
'''PEZY-SC4''' ('''PEZY Super Computer 4''') is fifth generation [[many-core microprocessor]] planned by [[PEZY]]. The SC4 is planned to have 16,192 cores, twice as many cores as its predecessor.
 
'''PEZY-SC4''' ('''PEZY Super Computer 4''') is fifth generation [[many-core microprocessor]] planned by [[PEZY]]. The SC4 is planned to have 16,192 cores, twice as many cores as its predecessor.
  

Revision as of 05:05, 23 June 2017

Template:mpu PEZY-SC4 (PEZY Super Computer 4) is fifth generation many-core microprocessor planned by PEZY. The SC4 is planned to have 16,192 cores, twice as many cores as its predecessor.


DIL16 Blank.svg Preliminary Data! Information presented in this article deal with a microprocessor or chip that was recently announced or leaked, thus missing information regarding its features and exact specification. Information may be incomplete and can change by final release.


Memory controller

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeDDR5-4000
Supports ECCYes
Controllers4
Channels4
Max Bandwidth119.2 GiB/s
122,060.8 MiB/s
127.99 GB/s
127,990.025 MB/s
0.116 TiB/s
0.128 TB/s
Bandwidth
Quad 119.2 GiB/s

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
MemoryWide I/O
Rate3,000 MHz
Width4,096 bit
Channels8
Max Bandwidth22.35 TiB/s
22,886.4 GiB/s
23,435,673.6 MiB/s
24,574.085 GB/s
24,574,084.881 MB/s
24.574 TB/s
Facts about "PEZY-SC4 - PEZY"
base frequency1,600 MHz (1.6 GHz, 1,600,000 kHz) +
core count16,384 +
core voltage0.55 V (5.5 dV, 55 cV, 550 mV) +
designerPEZY +
die area740 mm² (1.147 in², 7.4 cm², 740,000,000 µm²) +
familyPEZY-SCx +
first announced2016 +
first launched2020 +
full page namepezy/pezy-scx/pezy-sc4 +
has ecc memory supporttrue + and false +
instance ofmicroprocessor +
ldate3000 +
manufacturerTSMC +
market segmentSupercomputer +
max memory bandwidth119.2 GiB/s (122,060.8 MiB/s, 127.99 GB/s, 127,990.025 MB/s, 0.116 TiB/s, 0.128 TB/s) + and 22,886.4 GiB/s (23,435,673.6 MiB/s, 24,574.085 GB/s, 24,574,084.881 MB/s, 22.35 TiB/s, 24.574 TB/s) +
max memory channels4 + and 8 +
model numberPEZY-SC4 +
namePEZY-SC4 +
peak flops (double-precision)52,428,800,000,000 FLOPS (52,428,800,000 KFLOPS, 52,428,800 MFLOPS, 52,428.8 GFLOPS, 52.429 TFLOPS, 0.0524 PFLOPS, 5.24288e-5 EFLOPS, 5.24288e-8 ZFLOPS) +
peak flops (half-precision)209,715,200,000,000 FLOPS (209,715,200,000 KFLOPS, 209,715,200 MFLOPS, 209,715.2 GFLOPS, 209.715 TFLOPS, 0.21 PFLOPS, 2.097152e-4 EFLOPS, 2.097152e-7 ZFLOPS) +
peak flops (single-precision)104,857,600,000,000 FLOPS (104,857,600,000 KFLOPS, 104,857,600 MFLOPS, 104,857.6 GFLOPS, 104.858 TFLOPS, 0.105 PFLOPS, 1.048576e-4 EFLOPS, 1.048576e-7 ZFLOPS) +
power dissipation640 W (640,000 mW, 0.858 hp, 0.64 kW) +
process5 nm (0.005 μm, 5.0e-6 mm) +
supported memory typeDDR5-4000 +
technologyCMOS +
thread count131,072 +