From WikiChip
Difference between revisions of "dec/microarchitectures/alpha 21064"
Line 50: | Line 50: | ||
| Novell || Netware || style="background-color: #d6ffd8;" | 3.2 || | | Novell || Netware || style="background-color: #d6ffd8;" | 3.2 || | ||
|} | |} | ||
+ | |||
+ | == References == | ||
+ | * McLellan, Edward. "The Alpha AXP architecture and 21064 processor." IEEE Micro 13.3 (1993): 36-47. |
Revision as of 12:15, 16 June 2017
Edit Values | |
Alpha 21064 µarch | |
General Info | |
Arch Type | CPU |
Designer | DEC |
Manufacturer | DEC |
Introduction | November 20 1992 |
Process | 0.75 µm, 0.675 µm |
Core Configs | 1 |
Pipeline | |
Type | Superscalar |
OoOE | No |
Speculative | Yes |
Reg Renaming | No |
Stages | 7-12 |
Decode | 2-way |
Instructions | |
ISA | Alpha |
Cache | |
L1I Cache | 8 KiB/core direct-mapped |
L1D Cache | 8 KiB/core direct-mapped |
L2 Cache | 0.125-16 MiB/motherboard |
Succession | |
Alpha 21064 was the first Alpha microarchitecture designed by DEC and introduced in 1992.
Release Dates
This section is empty; you can help add the missing info by editing this page. |
Process Technology
This section is empty; you can help add the missing info by editing this page. |
Compatibility
Vendor | OS | Version | Notes |
---|---|---|---|
Microsoft | Windows | Windows NT | Support |
DEC | OpenVMS | OpenVMS AXP V1.0 | Initial OpenVMS support |
DEC | OSF/1 AXP | 1.0 | |
Novell | Netware | 3.2 |
References
- McLellan, Edward. "The Alpha AXP architecture and 21064 processor." IEEE Micro 13.3 (1993): 36-47.
Facts about "Alpha 21064 - Microarchitectures - DEC"
codename | Alpha 21064 + |
core count | 1 + |
designer | DEC + |
first launched | November 20, 1992 + |
full page name | dec/microarchitectures/alpha 21064 + |
instance of | microarchitecture + |
instruction set architecture | Alpha + |
manufacturer | DEC + |
microarchitecture type | CPU + |
name | Alpha 21064 + |
pipeline stages (max) | 12 + |
pipeline stages (min) | 7 + |
process | 750 nm (0.75 μm, 7.5e-4 mm) + and 675 nm (0.675 μm, 6.75e-4 mm) + |