From WikiChip
Difference between revisions of "dec/microarchitectures/alpha 21064"
< dec

Line 50: Line 50:
 
| Novell || Netware || style="background-color: #d6ffd8;" | 3.2 ||  
 
| Novell || Netware || style="background-color: #d6ffd8;" | 3.2 ||  
 
|}
 
|}
 +
 +
== References ==
 +
* McLellan, Edward. "The Alpha AXP architecture and 21064 processor." IEEE Micro 13.3 (1993): 36-47.

Revision as of 12:15, 16 June 2017

Edit Values
Alpha 21064 µarch
General Info
Arch TypeCPU
DesignerDEC
ManufacturerDEC
IntroductionNovember 20 1992
Process0.75 µm, 0.675 µm
Core Configs1
Pipeline
TypeSuperscalar
OoOENo
SpeculativeYes
Reg RenamingNo
Stages7-12
Decode2-way
Instructions
ISAAlpha
Cache
L1I Cache8 KiB/core
direct-mapped
L1D Cache8 KiB/core
direct-mapped
L2 Cache0.125-16 MiB/motherboard
Succession

Alpha 21064 was the first Alpha microarchitecture designed by DEC and introduced in 1992.

Release Dates

New text document.svg This section is empty; you can help add the missing info by editing this page.

Process Technology

New text document.svg This section is empty; you can help add the missing info by editing this page.

Compatibility

Vendor OS Version Notes
Microsoft Windows Windows NT Support
DEC OpenVMS OpenVMS AXP V1.0 Initial OpenVMS support
DEC OSF/1 AXP 1.0
Novell Netware 3.2

References

  • McLellan, Edward. "The Alpha AXP architecture and 21064 processor." IEEE Micro 13.3 (1993): 36-47.
codenameAlpha 21064 +
core count1 +
designerDEC +
first launchedNovember 20, 1992 +
full page namedec/microarchitectures/alpha 21064 +
instance ofmicroarchitecture +
instruction set architectureAlpha +
manufacturerDEC +
microarchitecture typeCPU +
nameAlpha 21064 +
pipeline stages (max)12 +
pipeline stages (min)7 +
process750 nm (0.75 μm, 7.5e-4 mm) + and 675 nm (0.675 μm, 6.75e-4 mm) +