Line 73: | Line 73: | ||
| package module 1 = {{packages/intel/fcbga-437}} | | package module 1 = {{packages/intel/fcbga-437}} | ||
}} | }} | ||
− | '''Atom 330''' is an ultra-low power {{arch|64}} [[x86]] [[dual-core]] microprocessor introduced by [[Intel]] in late 2008. The 330 is specifically designed for nettops and various other mobile internet connected devices. This | + | '''Atom 330''' is an ultra-low power {{arch|64}} [[x86]] [[dual-core]] microprocessor introduced by [[Intel]] in late 2008. The 330 is specifically designed for nettops and various other mobile internet connected devices. This processor, which was fabricated on Intel's [[45 nm process]], was based on the {{intel|Bonnell|l=arch}} microarchitecture. The Atom 330 operates at 1.6 GHz with a TDP of 8 W with an average power consumption of 1.2 W. The MPU features a legacy [[QDR]] 533 MT/s [[front-side bus]]. |
The Atom 330 is actually two identical {{\\|230|Atom 230}} dies packaged together to form a dual-core Atom processor; it thus has exactly twice as many transistors, occupy twice the die size, and consumes twice as much power as the {{\\|230}}. | The Atom 330 is actually two identical {{\\|230|Atom 230}} dies packaged together to form a dual-core Atom processor; it thus has exactly twice as many transistors, occupy twice the die size, and consumes twice as much power as the {{\\|230}}. |
Revision as of 20:23, 15 April 2017
Template:mpu Atom 330 is an ultra-low power 64-bit x86 dual-core microprocessor introduced by Intel in late 2008. The 330 is specifically designed for nettops and various other mobile internet connected devices. This processor, which was fabricated on Intel's 45 nm process, was based on the Bonnell microarchitecture. The Atom 330 operates at 1.6 GHz with a TDP of 8 W with an average power consumption of 1.2 W. The MPU features a legacy QDR 533 MT/s front-side bus.
The Atom 330 is actually two identical Atom 230 dies packaged together to form a dual-core Atom processor; it thus has exactly twice as many transistors, occupy twice the die size, and consumes twice as much power as the 230.
Cache
- Main article: Bonnell § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||
|
Memory controller
This processor has no integrated memory controller.
Graphics
This processor has no integrated graphics.
Features
[Edit/Modify Supported Features]
Supported x86 Extensions & Processor Features
|
||||||||||||||||||||||||||||||
|
Documents
Datasheets
- Atom 330 Datasheet, April 2010
Other
- Atom 300 Series Specification Update, April 2010
- Atom 300 Series Thermal and Mechanical Design Guidelines, September 2008
has feature | Hyper-Threading Technology + |
has simultaneous multithreading | true + |
l1$ size | 112 KiB (114,688 B, 0.109 MiB) + |
l1d$ description | 6-way set associative + |
l1d$ size | 48 KiB (49,152 B, 0.0469 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l2$ description | 8-way set associative + |
l2$ size | 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + |