From WikiChip
Difference between revisions of "intel/cores/canmore"
< intel

Line 29: Line 29:
 
| successor link    = intel/cores/sodaville
 
| successor link    = intel/cores/sodaville
 
}}
 
}}
'''Canmore''' is the core for Intel's series of [[consumer electronics]] [[system on chip]]s based on the {{intel|Pentium M|l=arch}} microarchitecture. Canmore replaces {{\\|Olo River}} which was based on Intel's {{intel|XScale}} (an [[ARM]] chip). Canmore is the first [[x86]] SoC for consumer electronics.
+
'''Canmore''' is the core for Intel's series of [[consumer electronics]] [[system on chip]]s based on the {{intel|Pentium M|l=arch}} microarchitecture. Canmore replaces {{\\|Olo River}} which was based on Intel's {{intel|XScale}} (an [[ARM]] chip). Canmore is the first [[x86]] SoC for consumer electronics. Canmore SoCs were branded as Intel CE 31xx model.
  
 
== Documents ==
 
== Documents ==
 
* [[:File:canmore-product-brief.pdf|Canmore Product Brief]]
 
* [[:File:canmore-product-brief.pdf|Canmore Product Brief]]

Revision as of 06:37, 3 April 2017

Edit Values
Canmore
no photo (ic).svg
General Info
DesignerIntel
ManufacturerIntel
IntroductionAugust 20, 2008 (announced)
September 8, 2008 (launched)
Microarchitecture
MicroarchitecturePentium M
Word Size
4 octets
8 nibbles
32 bit
Process90 nm
0.09 μm
9.0e-5 mm
TechnologyCMOS
Succession

Canmore is the core for Intel's series of consumer electronics system on chips based on the Pentium M microarchitecture. Canmore replaces Olo River which was based on Intel's XScale (an ARM chip). Canmore is the first x86 SoC for consumer electronics. Canmore SoCs were branded as Intel CE 31xx model.

Documents

designerIntel +
first announcedAugust 20, 2008 +
first launchedSeptember 8, 2008 +
instance ofcore +
manufacturerIntel +
microarchitecturePentium M +
nameCanmore +
process90 nm (0.09 μm, 9.0e-5 mm) +
technologyCMOS +
word size32 bit (4 octets, 8 nibbles) +