From WikiChip
Difference between revisions of "phytium/microarchitectures/xiaomi"
Line 51: | Line 51: | ||
}} | }} | ||
'''Xiaomi''' is an [[ARM]] microarchitecture designed by [[Phytium]] for their consumer market and server-based microprocessors. | '''Xiaomi''' is an [[ARM]] microarchitecture designed by [[Phytium]] for their consumer market and server-based microprocessors. | ||
+ | |||
+ | == Brands == | ||
+ | {| class="wikitable" | ||
+ | ! Codename !! Brand !! Description | ||
+ | |- | ||
+ | | Mars || {{phytium|FT-2000}} || | ||
+ | * High performance | ||
+ | * High bandwidth, Large memory | ||
+ | * High bandwidth I/O | ||
+ | * Large scale cache coherency | ||
+ | |- | ||
+ | | Earth || {{phytium|FT-1500A}} || | ||
+ | * Moderate performance | ||
+ | * High power efficiency | ||
+ | * High density computing | ||
+ | * Low cost | ||
+ | |} | ||
+ | |||
+ | == Architecture == | ||
+ | |||
+ | === Overview === | ||
+ | * Fully [[ARMv8]] compatible | ||
+ | ** Support AArch32 and AArch64 modes | ||
+ | ** EL0-EL3 supported | ||
+ | ** ASIMD-128 | ||
+ | * [[28 nm process]] | ||
+ | * Scalable design | ||
+ | ** 4 to 64 cores | ||
+ | * Mesh topology on chip network | ||
+ | * Panel-based (grid) architecture | ||
+ | * Global cache coherency | ||
+ | * 2x DDR3-1600 channels per panel | ||
+ | ** [[ECC]] support | ||
+ | * 2x 16-lane [[PCIe]] 3.0 | ||
+ | |||
+ | === Panel Architecture === | ||
+ | {{empty section}} | ||
+ | |||
+ | === Block Diagram === | ||
+ | {{empty section}} | ||
+ | |||
+ | === Memory Hierarchy === | ||
+ | {{empty section}} | ||
+ | |||
+ | === Pipeline === | ||
+ | {{empty section}} | ||
== References == | == References == | ||
* Zhang, C. (2015, August). Mars: A 64-core ARMv8 processor. In ''Hot Chips 27 Symposium'' (HCS), 2015 IEEE (pp. 1-23). IEEE. | * Zhang, C. (2015, August). Mars: A 64-core ARMv8 processor. In ''Hot Chips 27 Symposium'' (HCS), 2015 IEEE (pp. 1-23). IEEE. |
Revision as of 03:17, 8 February 2017
Edit Values | |
Xiaomi µarch | |
General Info | |
Arch Type | CPU |
Designer | Phytium |
Manufacturer | TSMC |
Introduction | 2017 |
Process | 28 nm |
Pipeline | |
Type | Superscalar |
Speculative | Yes |
Reg Renaming | Yes |
Instructions | |
ISA | ARMv8 |
Cores | |
Core Names | FTC660, FTC661 |
Xiaomi is an ARM microarchitecture designed by Phytium for their consumer market and server-based microprocessors.
Contents
Brands
Codename | Brand | Description |
---|---|---|
Mars | FT-2000 |
|
Earth | FT-1500A |
|
Architecture
Overview
- Fully ARMv8 compatible
- Support AArch32 and AArch64 modes
- EL0-EL3 supported
- ASIMD-128
- 28 nm process
- Scalable design
- 4 to 64 cores
- Mesh topology on chip network
- Panel-based (grid) architecture
- Global cache coherency
- 2x DDR3-1600 channels per panel
- ECC support
- 2x 16-lane PCIe 3.0
Panel Architecture
This section is empty; you can help add the missing info by editing this page. |
Block Diagram
This section is empty; you can help add the missing info by editing this page. |
Memory Hierarchy
This section is empty; you can help add the missing info by editing this page. |
Pipeline
This section is empty; you can help add the missing info by editing this page. |
References
- Zhang, C. (2015, August). Mars: A 64-core ARMv8 processor. In Hot Chips 27 Symposium (HCS), 2015 IEEE (pp. 1-23). IEEE.
Facts about "Xiaomi - Microarchitectures - Phytium"
codename | Xiaomi + |
designer | Phytium + |
first launched | 2017 + |
full page name | phytium/microarchitectures/xiaomi + |
instance of | microarchitecture + |
instruction set architecture | ARMv8 + |
manufacturer | TSMC + |
microarchitecture type | CPU + |
name | Xiaomi + |
process | 28 nm (0.028 μm, 2.8e-5 mm) + |