From WikiChip
Difference between revisions of "intel/microarchitectures/gen9.5"
< intel‎ | microarchitectures

(Models)
(Models)
Line 58: Line 58:
 
| {{intel|Iris Plus Graphics 650}} || 48 || GT3e || {{intel|Kaby Lake U|U}} || 64 MiB
 
| {{intel|Iris Plus Graphics 650}} || 48 || GT3e || {{intel|Kaby Lake U|U}} || 64 MiB
 
|}
 
|}
 +
 +
 +
 +
{| class="wikitable" style="text-align: center;"
 +
! Model || SKU || EUs || CPU Stepping<ref group=devID>The CPU Stepping is the actual CPU design stepping.</ref> || GT Stepping<ref group=devID>The GT Stepping refers to the GT design stepping.</ref> || Device2 ID<ref group=devID>The Device2 ID is the PCI device ID that identifies the GT SKU for driver software</ref> || GT Device2 ID Revision<ref group=devID>The GT Device2 Revision ID identifies the silicon stepping for driver software.</ref>
 +
|-
 +
| rowspan="2" | {{intel|HD Graphics 610}} || KBL DT 2+1F || rowspan="2" | 12 ||  ||  || 0x5902 ||
 +
|-
 +
| KBL U - ULT 2+1F  ||  ||  || 0x5906 ||
 +
|-
 +
| {{intel|HD Graphics 615}} || KBL Y - ULX 2+2 || rowspan="5" | 24 ||  ||  || 0x591E ||
 +
|-
 +
| {{intel|HD Graphics 620}} || KBL-U 2+2 || H0 || C0/B0 || 0x5916 || 0x2
 +
|-
 +
| rowspan="2" | {{intel|HD Graphics 630}} || KBL-S 4+2 || B0 || F0/C0  || 0x5912 || 0x4
 +
|-
 +
| KBL Halo 4+2 ||  ||  || 0x591B ||
 +
|-
 +
| {{intel|HD Graphics P630}} || KBL WKS 4+2 ||  ||  || 0x591D || 
 +
|-
 +
| {{intel|Iris Plus Graphics 640}} || KBL-U 2+3 || rowspan="2" | 48 ||  J1 || D1/B1 || 0x5926 || 0x6
 +
|-
 +
| {{intel|Iris Plus Graphics 650}} || KBL U - ULT 2+3E (28W) ||  ||  || 0x5927 ||
 +
|}
 +
 +
<references group=devID />

Revision as of 13:47, 27 January 2017

Edit Values
Gen9.5 LP µarch
General Info
Arch TypeGPU
DesignerIntel
ManufacturerIntel
IntroductionAugust 30, 2016
Process14 nm
Succession

Gen9.5 LP (Generation 9.5 Low Power) is the microarchitecture for Intel's graphics processing unit utilized by Kaby Lake-based microprocessors. Gen9.5 LP is the successor to Gen9 LP used by Skylake and introduces a number of light enhancements.

Codenames

iris graphics logo.svg

Various models support different Graphics Tiers (GT) which provides different levels of performance. Some models also support an additional eDRAM side cache.

Code Name Description
GT1 Contains 1 slice with 12 execution units.
GT2 Contains 1 slice with 24 execution units.
GT3 Contains 2 slices with 48 execution units.
GT3e Contains 2 slices with 48 execution units. Has an additional eDRAM side cache.
Halo (GT4e) Contains 3 slices with 72 execution units. Has an additional eDRAM side cache.

Models

Gen9.5 LP IGP Models Standards
Name Execution Units Tier Series eDRAM Vulkan Direct3D OpenGL OpenCL
Windows Linux Windows Linux HLSL Windows Linux Windows Linux
HD Graphics 610 12 GT1 S, U - 1.0 12 N/A 5.1 4.4 4.5 2.0
HD Graphics 615 24 GT2 Y -
HD Graphics 620 24 GT2 U -
HD Graphics 630 24 GT2 S, H -
HD Graphics P630 24 GT2 H -
Iris Plus Graphics 640 48 GT3e U 64 MiB
Iris Plus Graphics 650 48 GT3e U 64 MiB


Model SKU EUs CPU Stepping[devID 1] GT Stepping[devID 2] Device2 ID[devID 3] GT Device2 ID Revision[devID 4]
HD Graphics 610 KBL DT 2+1F 12 0x5902
KBL U - ULT 2+1F 0x5906
HD Graphics 615 KBL Y - ULX 2+2 24 0x591E
HD Graphics 620 KBL-U 2+2 H0 C0/B0 0x5916 0x2
HD Graphics 630 KBL-S 4+2 B0 F0/C0 0x5912 0x4
KBL Halo 4+2 0x591B
HD Graphics P630 KBL WKS 4+2 0x591D
Iris Plus Graphics 640 KBL-U 2+3 48 J1 D1/B1 0x5926 0x6
Iris Plus Graphics 650 KBL U - ULT 2+3E (28W) 0x5927
  1. The CPU Stepping is the actual CPU design stepping.
  2. The GT Stepping refers to the GT design stepping.
  3. The Device2 ID is the PCI device ID that identifies the GT SKU for driver software
  4. The GT Device2 Revision ID identifies the silicon stepping for driver software.
codenameGen9.5 LP +
designerIntel +
first launchedAugust 30, 2016 +
full page nameintel/microarchitectures/gen9.5 +
instance ofmicroarchitecture +
manufacturerIntel +
microarchitecture typeGPU +
nameGen9.5 LP +
process14 nm (0.014 μm, 1.4e-5 mm) +