From WikiChip
Difference between revisions of "64-bit architecture"
(→MIPS) |
|||
Line 64: | Line 64: | ||
'''MediaTek''' | '''MediaTek''' | ||
* {{mediatek|Helio}} | * {{mediatek|Helio}} | ||
+ | '''Phytium''' | ||
+ | * {{phytium|FT-1500A}} | ||
</div> | </div> | ||
=== [[MIPS]] === | === [[MIPS]] === | ||
Line 79: | Line 81: | ||
=== Other === | === Other === | ||
<div style="margin: 30px;"> | <div style="margin: 30px;"> | ||
− | |||
− | |||
{{expand list}} | {{expand list}} | ||
</div> | </div> |
Revision as of 19:41, 15 December 2016
The 64-bit architecture is a microprocessor or computer architecture that has a datapath width or a highest operand width of 64 bits or 8 octets. These architectures typically have a matching register file with registers width of 64 bits.
Contents
64-bit microprocessors
x86
AMD
Intel
ARM
MIPS
Cavium
Other
This list is incomplete; you can help by expanding it.
Research/University
- Princeton
This list is incomplete; you can help by expanding it.
64-bit microcontrollers
![]() |
This section is empty; you can help add the missing info by editing this page. |
![]() |
This article is still a stub and needs your attention. You can help improve this article by editing this page and adding the missing information. |