From WikiChip
Difference between revisions of "amd/duron/dhd1200amt1b"
< amd‎ | duron

(Die Shot)
Line 153: Line 153:
 
== Die Shot ==
 
== Die Shot ==
 
[[File:AMD DHD1200AMT1B die shot.jpg|650px]]
 
[[File:AMD DHD1200AMT1B die shot.jpg|650px]]
 +
 +
 +
[[File:AMD DHD1200AMT1B die shot 2.jpg|650px]]
  
 
== See also ==
 
== See also ==
 
* {{amd|Duron}}
 
* {{amd|Duron}}
 
* {{intel|Celeron}}
 
* {{intel|Celeron}}

Revision as of 02:39, 26 October 2016

Template:mpu The Duron 1200 based on the Morgan core was a 32-bit x86 microprocessor developed by AMD and introduced in late 2001. This model was part of the second generation of the Duron family. Designed based on AMD's K7 (a Thunderbird-derivative) on a 180 nm process, this MPU operated at 1200 MHz with a bus capable of 200 MT/s with a max TDP of 54.7 W and a typical TDP of 50.3 W.

Cache

Main article: K7 § Cache
Cache Info [Edit Values]
L1I$ 64 KiB
65,536 B
0.0625 MiB
1x64 KiB 2-way set associative
L1D$ 64 KiB
65,536 B
0.0625 MiB
1x64 KiB 2-way set associative
L2$ 64 KiB
0.0625 MiB
65,536 B
6.103516e-5 GiB
1x64 KiB 16-way set associative

Graphics

This SoC has no integrated graphics processing unit.

Features

Template:mpu features

  • Halt State
  • Sleep State

Documents

DataSheet

Other

Die Shot

AMD DHD1200AMT1B die shot.jpg


AMD DHD1200AMT1B die shot 2.jpg

See also

has featureHalt State + and Sleep State +
l1d$ description2-way set associative +
l1d$ size64 KiB (65,536 B, 0.0625 MiB) +
l1i$ description2-way set associative +
l1i$ size64 KiB (65,536 B, 0.0625 MiB) +
l2$ description16-way set associative +
l2$ size0.0625 MiB (64 KiB, 65,536 B, 6.103516e-5 GiB) +