From WikiChip
Difference between revisions of "amd/am186ex/am186er–40vi\w"
< amd‎ | am186ex

(→‎Cache)
Line 87: Line 87:
 
{{main|intel/microarchitectures/80186#Memory_Hierarchy|l1=80186 § Cache}}
 
{{main|intel/microarchitectures/80186#Memory_Hierarchy|l1=80186 § Cache}}
 
{{cache info
 
{{cache info
−
|l1 cache=0 KB
+
|l1 cache=0 KiB
−
|l1 break=1x0 KB
+
|l1 break=1x0 KiB
 
|l1 desc=
 
|l1 desc=
 
|l1 extra=
 
|l1 extra=
−
|l2 cache=0 KB
+
|l2 cache=0 KiB
−
|l2 break=1x0 KB
+
|l2 break=1x0 KiB
 
}}
 
}}
  

Revision as of 21:37, 20 September 2016

Am186ER–40VI\W
Designer AMD
Manufacturer AMD
Model Number Am186ER–40VI\W
Part Number Am186ER–40VI\W
Market Embedded
Introduction May 1996 (announced)
October 1996 (launch)
General information
Family Am186Ex
Series Am186ER
Frequency 40 MHz
0.04 GHz
40,000 kHz
Bus speed 10 MHz
0.01 GHz
10,000 kHz
Bus rate 10 MT/s
0.01 GT/s
10,000 kT/s
Microarchitecture
Microarchitecture 80186
Core name Am186
Process 350 nm
0.35 μm
3.5e-4 mm
Word size 16 bit
2 octets
4 nibbles
Core count 1
Max CPUs 1
Electrical
Vcore 3.3 V
33 dV
330 cV
3,300 mV
± 0.3 V
Tcase -40 °C
233.15 K
-40 °F
419.67 °R
 – 85 °C
358.15 K
185 °F
644.67 °R
Tstorage -65 °C
208.15 K
-85 °F
374.67 °R
 – 125 °C
398.15 K
257 °F
716.67 °R
SRAM 32 KB
Max Memory 1 MB
"MB" is not declared as a valid unit of measurement for this property.
Pins
Pins 100
IRQ lines 6
I/O ports 32
Packaging
PackageTQFP-100 (TQFP)
Dimension13.80 mm x 13.80 mm x 1.35 mm
Pitch0.50 mm
Pin Count100
SocketTQFP-100 (TQFP)

Am186ER–40VI\W is a microcontroller designed by AMD. This MCU incorporated the Am186 core which operated at 40 MHz. This model supported all the base features such as 32 general purpose I/O ports, timers, and SSI. Additionally, this MCU also integrates 32 KB SRAM on-die. This model supported industrial temperate range.

Cache

Main article: 80186 § Cache
Cache Info [Edit Values]
L1$ 0 KiB
0 B
0 MiB
1x0 KiB
L2$ 0 KiB
0 MiB
0 B
0 GiB
1x0 KiB

Graphics

This chip had no integrated graphics processing unit.

Features

Documents

Datasheets

Manuals

Retrieved from "https://en.wikichip.org/w/index.php?title=amd/am186ex/am186er–40vi%5Cw&oldid=25355"
Facts about "Am186ER–40VI\W - AMD"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Am186ER–40VI\W - AMD#package_1 +
base frequency40 MHz (0.04 GHz, 40,000 kHz) +
bus rate10 MT/s (0.01 GT/s, 10,000 kT/s) +
bus speed10 MHz (0.01 GHz, 10,000 kHz) +
core count1 +
core nameAm186 +
core voltage3.3 V (33 dV, 330 cV, 3,300 mV) +
core voltage tolerance0.3 V +
designerAMD +
familyAm186Ex +
first announcedMay 1996 +
first launchedOctober 1996 +
full page nameamd/am186ex/am186er–40vi\w +
instance ofmicrocontroller +
l1$ size0 KiB (0 B, 0 MiB) +
l2$ size0 MiB (0 KiB, 0 B, 0 GiB) +
manufacturerAMD +
market segmentEmbedded +
max case temperature358.15 K (85 °C, 185 °F, 644.67 °R) +
max storage temperature398.15 K (125 °C, 257 °F, 716.67 °R) +
microarchitecture80186 +
min case temperature233.15 K (-40 °C, -40 °F, 419.67 °R) +
min storage temperature208.15 K (-65 °C, -85 °F, 374.67 °R) +
model numberAm186ER–40VI\W +
nameAm186ER–40VI\W +
packageTQFP-100 +
part numberAm186ER–40VI\W +
pin count100 +
process350 nm (0.35 μm, 3.5e-4 mm) +
seriesAm186ER +
word size16 bit (2 octets, 4 nibbles) +